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circuit and secondary (receiver) circuit, was designed and implemented. This document also
contains a novel indirect feedback method to optimize the power efficiency of a wireless
transfer system. The indirect feedback method presented allows the primary circuit to adapt its
power delivery to the power requirements of the secondary circuit without requiring a direct
feedback signal from the secondary. Also presented are the results of the implementation of
the indirect feedback method.
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Introduction
Power and signals can be transferred electromagnetically either via direct electrical
connections in a closed circuit or wirelessly. Since the early days of electromagnetism, methods
to transfer signals wirelessly over large distance have evolved rapidly. However, development
of wireless power transmission systems (across large air gaps) is lagging behind the progress in
wireless communication even though Nikola Tesla demonstrated as early as 1900s that energy
can be transferred wirelessly [1]. This is mostly due to the huge power losses associated with
transporting energy over long distances.
Wireless transfer of energy can be achieved by non-radiative methods (near-field) or by
radiative methods (far-field) such as omni-directional antennas and lasers. There are several
drawbacks in using radiative methods to transfer energy: most of the energy is lost in free
space and/or requires direct line of sight with the object. However, with non-radiative modes
such as inductive power transfer or capacitive power transfer, radiative losses are reduced
because the magnetic field or the electric field is localized.
The basic concept behind inductive power transfer is equivalent to the working of a
traditional transformer except for the difference in coupling factor. In a transformer, the
primary and secondary coils are tightly coupled with the coupling factor approximately equal to
1. But in an inductive power transfer system, the coupling factors can range from 0.1 to 0.6
depending on the separation between the primary and secondary coils. Resonant inductive
coupling, which is inductive coupling with resonance added to the equation, is more suitable for
transferring energy in loosely coupled systems [2], [3]. Inductive coupling and resonant
inductively coupling are explained in more detail in chapter 1.
One main drawback with inductive coupling is the inability to transfer power through metal
objects: when metal objects are placed in a magnetic field, significant amount of power is
dissipated due to the formation of eddy currents in these objects. However, in capacitive power
transfer this drawback is not present because instead of a distributed magnetic field, a
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distributed electric field links the plates of a capacitor which are separated by the air gap [4].
One of the capacitor plates is free and can be used to transfer power to a movable load.
However, sufficiently high voltage across the capacitor plates can exceed the electric
breakdown voltage of air and cause capacitive power transfer to fail.
With the elimination of cables, wireless energy can make life truly mobile by charging
consumer electronics like mobile phones to providing power to movable loads such as motors
at the end of a crane. Implementation of wireless energy can also charge medical implants
without requiring frequent surgeries to replace batteries. Also, wireless power transfer systems
can be scaled to provide a broad range of power levels which support a wide variety of
products and systems.
In this thesis, a medium range (5-10 cm) wireless power transfer system that can provide
0.5W to 5W of power is built and tested. The system employs resonant inductive coupling to
transfer power. Later in the thesis, the power efficiency of the system is optimized by the
implementation of Optimal Power Transfer Regulator which uses indirect feedback from the
secondary to ensure that the primary (or the transmitter) provides just enough power to
regulate secondary (or receiver) load and minimizes standby power losses [5].
Chapter organization of this thesis is as follows: Chapter 1 discusses inductive and resonant
inductive coupling in more details; Chapter 2 and 3 discusses the receiver and transmitter
architecture of the open loop system respectively; Chapter 4 discusses the problems with the
current open loop setup and introduces a novel indirect feedback method to implement the
Optimal Power Transfer Regulator: Chapter 5 discusses the implementation of the Optimal
Power Transfer Regulator (OPTR); in Chapter 6 the new closed loop system with OPTR is tested
by evaluating the improvement in the power efficiency in comparison to the previous open
loop system and concludes with a summary and suggestions for future work.
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Chapter 1
Inductive Power Transfer System
In an Inductive Power Transfer System, energy is transferred across a physical gap between the
primary and the secondary by electromagnetic induction. The basic structure and operation of
an Inductive Power Transfer system is discussed in this section.
1.1 Inductive Power Transfer
TX
coil
p riTransmitter
Vsupply +Circuit
Primary Unit
RX
coil
Receiver
Circuit
Secondary Unit
Figure 1-1: Typical Inductive Power Transfer System
A typical setup of an Inductive Power Transfer system is shown in figure 1-1. The system
consists of a primary unit and a secondary unit which are electrically isolated. The transmitter
circuit and transmitter coil are contained in the primary unit. The transmitter circuit, powered
by supply voltage (Vsupply), is a DC/AC converter which creates an alternating current in the
transmitter inductor loop (TX coil). The secondary unit contains a pick up coil (or receiver [RX]
coil) connected to some regulator circuitry. When the receiver coil is placed in the magnetic
field created by the alternating current in the transmitter coil, an A/C voltage is induced across
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the receiver coil due to the inductive coupling between the two coils. The A/C voltage induced
across the receiver coil serves as the supply voltage to the secondary unit. Inside the secondary
unit, the A/C voltage is rectified and fed as the input to the regulator circuitry.
Depending on the distance and the alignment of the receiver coil with respect to the
transmitter coil, the receiver coil absorbs only a part of the magnetic flux generated by the
transmitter coil. Coupling factor, k, is a measure of the amount of flux generated by the
transmitter coil linking the receiver coil. The value of k ranges from 1 to 0: coupling factor of 1
represents that all the flux generated by the primary coil is linking the secondary coil, therefore
the two coils are perfectly coupled. A coupling factor of 0 means that none of the flux
generated by the primary coil reaches the secondary coil therefore the two coils are not
magnetically coupled. In the Inductive Power Transfer Systems considered in this thesis, the
coupling factor can range from 0.1-0.6 and therefore are loosely coupled.
In inductive coupling, the energy is transferred due to the coupling of the transmitter and
receiver coils. For efficient energy transfer, the receiver coil needs to be tightly coupled to the
transmitter coil such that the receiver coil can pick up as much of the magnetic flux generated
as is possible. Since magnetic field density weakens with distance, the smaller the separation
between the two coils, the stronger their coupling tends to be.
The concept of inductive coupling is similar to the operation of a traditional transformer.
However, traditional transformer methods are not generally feasible method to transmit over
larger air gaps (for medium range power transmission) [1]. The power transmission range can
be improved by using resonance on the secondary unit. Resonance effect can be easily
incorporated to the receiver circuit by forming a LC tank on the secondary side. The primary
side can also be made resonant by forming a LC tank. The energy coupling is strongest when the
primary and secondary LC tanks are tuned to the same resonant frequency and there is weak
energy coupling between off-resonant objects. The LC tanks are tuned by adjusting the
capacitor and inductor values.
From Coupled Mode Theory [2], it can be shown that resonant inductive coupling delivers
more power in comparison to traditional non-resonant inductively coupling when the geometry
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and supply voltage is fixed [3]. A more detailed explanation is given using the transformer
model in the next section 2.2.
Figure 1-2 shows basic structure of a Resonant Inductive Power Transfer System. The LC
tank topology does not necessarily have to be in parallel configuration. The transmitter and
receiver circuits are discussed in more detail in chapter 3 and chapter 2 respectively.
0 Regulator
isupply
DC/AC Cnk-t-- Lankt L ank-rx
+Converter Cakix Lan-xCakr 
lRa
Vsupply--- ~
Primary Unit Secondary Unit
Figure 1-2: Resonant Inductive Power Transfer System
1.2 Resonant Inductive Coupling: Transformer Model
The transformer model shown in figure 1-3 can be used explain the operation of resonant
inductively-coupled systems.
L1 is. 1: n
Vsecondary
Figure 1-3: Transformer Model
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Vprimary is the independent A/C voltage across the primary LC tank which supplies power to the
system. The A/C voltage, Vsecondary, is voltage developed at the secondary side due to the
magnetic coupling between transmitter and receiver coils. C, and C, are the capacitors on the
primary and secondary side LC tank respectively. The mutual inductance (Lm) between the
primary and secondary coils due to magnetic coupling is given by,
Lm = kj1L2
where L1 and L2 are the self-inductances of the primary and secondary respectively. The
self-inductance of the primary (L1) and secondary (L2) are given by,
Lm
L1 = L 1 1 + - or ( L1 = L11 + L,)n
Lz = L12 + nLm
where,
LIi = leakage inductance of the primary
L,= magnetizing inductance of the primary
n = turns ratio
L12 = leakage inductance of the secondary
The secondary side from figure 1-3 can be reflected to the primary resulting in a simple
circuit shown in figure 1-4.
ip 's'
Lr
V p r im a r y 
- _ _ -IC Li m L
Cr
Figure 1-4: Simplified Transformer Model
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C, is the reflected capacitance of the secondary and Lr is the reflected leakage inductance of
the secondary. When the transmitter and receiver coils are loosely coupled, the secondary
leakage inductance is significantly larger than the magnetizing inductance. Therefore, in an
inductively coupled system if C, is set to 0, most of the primary current ip will flow through the
magnetizing inductance (im>>is') and back to the source. However, in resonant inductively
coupled systems, the addition of the secondary capacitor lowers the secondary impedance at
resonance. Hence, resonant inductive coupling transfers power across larger air gaps much
more efficiently [3].
When the transmitter and receiver coils are tightly coupled in a resonant inductive system,
mutual inductance, Lm, increases and the secondary leakage inductance, 112, drops. The
resonant frequency of the secondary LC tank shifts away from the primary resonant frequency.
Therefore, the tightly coupled receiver does not pick up as much energy as the loosely coupled
receiver coil. When the receiver coil is tightly coupled, Lr in figure 1-4, drops significantly and
reflected secondary impedance is dominated by the reflected secondary LC tank capacitance,
Cr. At the primary resonant frequency, secondary impedance is not lowered (unlike in the
loosely coupled system). For tightly coupled systems, the traditional non-resonant coupling
method transfers power more efficiently. The resonant inductive coupling method is more
effective at enhancing energy transfer for lower coupling factors. Hence, when the geometry of
the transmitter and receiver coils is fixed, resonant inductively coupling has an optimum
coupling factor when the system is not too loosely coupled or too tightly coupled.
1.3 Transmitter and Receiver Coil Magnetics
1.3.1 Quality Factor
The transmitter and receiver coils need to possess high quality factors, Q, to minimize
power losses in the system. The quality factor for a loop with inductance L and a series
parasitic resistance R at a frequency of f is given by,
18
(2rf)L
R
Depending on the amount of power transfer, the current flowing through the transmitter
loop can easily vary over a large range (for example from 1A to 10A in the prototype system
described in this thesis). To reduce standby power losses, the series resistance of the
transmitter and receiver coils must be minimized.
1.3.2 Optimum Coil Geometry
For the receiver coil to pick up as much magnetic flux as possible and develop that flux in to
a large voltage, both the number of loops and the area of each loop need to be large. In one coil
configuration, the area of each loop is fixed and the number of loops can be stacked vertically
(see figure 1-5). However, loops that are away from the transmitter's magnetic field will pick up
smaller amounts of magnetic flux, while still contributing loss. After a certain (optimum)
number of loops, the losses due to the series resistance start to dominate which will reduce the
amount of power transfer to the secondary (see figure 1-6).
Maximum Pickup
No. of loops in the coil
Figure 1-6: Maximum pickup vs number of
loops
Figure 1-5: Transmitter and Receiver coil
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Instead of stacking the loops vertically, the loops can be wound on the same plane so that
all the loops pick up the optimum magnetic flux and the area of each loop keeps increasing as
loops are added (see figure 1-7). The same coil configuration can be used for the transmitter
coil.
Figure 1-7: Transmitter (or Receiver) coil
1.3.3 Addition of Ferrite Material
A ferrite block placed underneath the transmitter loop improves the pickup by the receiver
dramatically. The ferrite block needs to be placed underneath the loop (not in the center of the
transmitter coil). When the ferrite block is placed underneath the loop the magnetic field of the
current loop is more vertical and concentrated inside the loop. The ferrite block is acting as
'magnetic flux guide' by guiding the magnetic field underneath the loop more into the center of
the loop and strengthening the field inside the loop. Figure 1-8 and 1-9 show the loop without
and with the ferrite material respectively.
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Figure 1-8: Magnetic field of a single loop Figure 1-9: Magnetic field of a single loop with
with no ferrite material ferrite material
The ferrite block has to fit the size of the loop. If the ferrite block is bigger than the loop
itself, the receiver pickup decreases. The magnetic field in the center of the loop is probably
less vertical and uniform. If the ferrite block is placed inside the loop (i.e between the primary
and secondary, the ferrite tends to short out the magnetic coupling which makes it harder for
the receiver to pick up any magnetic flux. The magnetic flux pattern for a loop with a ferrite
block larger than the size of the coil is shown in figure 1-10.
Figure 1-10: Magnetic field of a single loop with a ferrite block larger than the loop
When more than one loop is used as the transmitter (for example having two loops next to
each other) the ferrite block helps to guide the magnetic flux between the loops. Hence, the
21
effect of having the second loop is more pronounced. The ferrite block helps to direct and
strengthen the magnetic field density of a loop at certain locations by placing loops with
current flowing in the same or opposite direction in different orientations.
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Chapter 2
Receiver Architecture
The basic receiver circuit introduced in the previous section is explored in more detail in this
chapter. The typical structure of a receiver, as shown in Figure 2-1, consists of a LC tank formed
by receiver coil Lt-rx and capacitor Ct-rx which is tuned to the same resonant frequency as the
primary side LC tank formed by Lt-tx and Ct-tx. The Lt-rx is the inductance of the receiver coil when
the transmitter coil is not magnetically coupled to it (and Lt-tx is inductance of the transmitter
coil when the receiver coil is not magnetically coupled to it). The output voltage of the LC tank
is then rectified and connected to a regulator which can be a step down DC/DC converter or a
tuning controller.
Regulator
Vpnmar C-L tt fr tr 
- m la
Figure 2-1: Basic Receiver Circuit (with transmitter coil coupled)
When the primary (transmitter) circuit is coupled to the secondary (receiver) circuit, the
system can represented by the transformer model in Figure 2-2 (the transformer model is
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explained in more detail in chapter 1). The complete transformer model can further simplified
by replacing the primary circuit with its Thevenin equivalent when looking back from the
secondary tank capacitor (Ct.x) [1]. The simplified circuit is shown in .
Leq
is ,
1: n
Vweonda rV
vpfmi
Vei
Figure 2-2: Complete Transformer Model
Lieq
secandary
Veq
Figure 2-3: Primary Circuit replaced with Thevenin Equivalent
In Error! Reference source not found., Leq is given by,
Leq L12 + (nLm || 2 L1 1 )
where,
11 = leakage inductance of the primary coil
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L12 = leakage inductance of the secondary coil
Lm = mutual inductance between the primary and secondary coil due to magnetic coupling
n = number of turns from the primary to the secondary
and Veq is given by,
Veq k Vprimary
where,
L1= self-inductance of the primary (see chapter 1.2)
L2 = self-inductance of the secondary (see chapter 1.2)
k = coupling factor between the primary and secondary coils
Vprimary = AC voltage applied across the primary LC tank
The receiver circuit in Error! Reference source not found. is modified to take into account
the coupling between the transmitter coil and the receiver coil to produce the circuit in Error!
Reference source not found..
[ ... Regulator
Veq ,.ur Co- CO Riosa
Figure 2-4: Simplified Receiver Circuit (with transmitter coil coupled)
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2.1 Receiver with Tuning Controller
Various receiver circuits can be designed by changing the LC tank topology (e.g. parallel,
series and parallel-series) and adjusting the tuning controller to regulate the output voltage
accordingly. The tuning controller uses negative feedback to regulate the output voltage by
changing the resonant frequency of the secondary LC tank [2].
2.1.1 Different Topologies
2.1.1.1 Parallel LC Tank - Tuned to Detuned
Figure 2-5 shows a receiver circuit with the LC tank in parallel configuration. The
impedance, Z, of a parallel RLC circuit is given by,
sLR
Z(s) =
s 2LCR + sL + R
Ltank-rx
t Voltage
Rload
Figure 2-5: Parallel LC Tank Receiver Circuit (with no transmitter coil coupled)
Quality factor, Q, of a parallel RLC circuit is,
CQ = R -
L
26
When the tuning controller is switched off (i.e when MOSFET Md is turned off), the
secondary LC tank operates at the same resonant frequency as the primary LC tank and absorbs
the maximum possible amount of energy from the transmitter coil. When the output voltage
exceeds the regulated output level (which is set internally in the tuning controller), the tuning
controller turns on the MOSFET Md and adds the capacitor Cd to the secondary LC tank. The
resonant frequency of the secondary LC tank is changed to a lower value ('detuned') due to the
addition of capacitor Cd. When detuned, the secondary LC tank absorbs less energy from
transmitter. The receiver achieves regulation by controlling the amount of energy picked up by
the secondary LC tank using the tuning controller. The impedance curves when the secondary
LC tank is in tune with the primary and when detuned are plotted in Figure 2-6.
detuning
E I
Frequency (rad/s)
Figure 2-6: Impedance vs Frequency Curve
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In Figure 2-6, the green curve is the impedance of the LC tank when the detuning capacitor
Cd is switched off. The impedance curve shifts to the left when Cd is switched on (blue curve).
The upper limit of the load regulation range (that is the upper limit of the load current for
when the output voltage level is in regulation) is determined by the maximum amount of
energy picked by the receiver coil. The lower limit of regulation is set by the value of the
detuning capacitor. Ideally, the receiver should be in regulation when the load current is 0 A.
This condition requires the detuning capacitor to be replaced by a wire to essentially short the
secondary LC tank and prevent the receiver from absorbing any energy from the primary.
However, then the detuning switch, Md, must be able to handle a large amount of current to
completely detune the secondary LC tank. Therefore, the practical approach to extend the
lower limit of regulation is to place a big enough detuning capacitor (in this setup about luF).
The value of this detuning capacitor will determine how much the impedance curve in Figure
2-6 will shift to the left and thus the regulation range.
One caveat is presented with this parallel LC tank receiver topology: when the receiver coil
is tightly coupled to the transmitter coil, large voltages can be generated in the receiver circuit
because the secondary LC tank starts off being in tune with the primary. This problem can be
alleviated by setting the LC tank to be detuned in the first place and capacitor added to the
network to make it in tune with the primary. An example of such method is shown with a
parallel-series LC tank method shown in the next section.
2.1.1.2 Parallel-Series LC Tank - Detuned to Tuned
The parallel-series topology shown in Figure 2-7 is initially detuned and is tuned to the
primary resonant frequency when the tuning controller switches on the MOSFET Md. Parallel-
series receiver circuit has the tank capacitor, Ct, in series with receiver coil, Lt, and the detuning
or rather the tuning capacitor, Cd, in parallel with receiver coil. When Md is switched on, the
total tank capacitance is Cd+Ct. The resonant frequency (fo) of the parallel-series LC tank shifts
from 1/(21 LtCt) to 11(2n Lt(Cd + Ct) where the latter is equal the primary resonant
frequency.
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Ct-r Output Voltage
Vprim ar-~E
CI T u n in g _ _C o, u R11,Da
-- ~controller --
Figure 2-7: Parallel Series LC tank receiver (with transmitter coil coupled)
Ct-r- Output Voltage
Ve-
Tuning Coki Rrjd
Controller
Figure 2-8: Simplified Parallel Series LC tank receiver
Capacitor, Ct, controls the minimum load required to maintain regulation. Therefore, by
decreasing the value of Ct, the receiver can regulate smaller minimum loads. However, the
same capacitor Ct also controls the amount of power delivered to the load therefore Ct needs to
be sufficiently large to power the tuning circuitry and achieve regulation in the first place.
Capacitor, Cd, controls the upper limit in the load regulation range. Bigger value for Cd
increases the maximum amount of load current the receiver circuit can have while maintaining
voltage regulation at the output. However, two factors constrict the value of Cd-
1. Since the receiver is shifting from detuned to tuned by adding Cd to the tank, Lt and
Ct+Cd combination need to match the primary resonant frequency. Unlike in the parallel
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LC tank receiver, Cd cannot be set to an arbitrarily large value: the primary resonant
frequency sets a limit on Cd.
2. The amount of power delivered to the load is still controlled by capacitor Ct. In order to
increase the upper limit in the current load regulation range, Ct and Cd both must be
increased.
Though the parallel series receiver prevents any large voltages build up in the receiver
circuit during power up, the load regulation range is severely limited in comparison to the
parallel receiver. The ideal receiver configuration, which a combination of both parallel and
parallel-series receivers, is shown in Figure 2-9.
Tuning 
--
C I' Controller
Output Voltage
Ct
Cot Rload
Lt
Figure 2-9: Parallel Series LC tank (with detuning capacitor across tank
capacitor)
The receiver is initially detuned and tuned to the primary LC tank with addition of capacitor
Cd- Since detuning/tuning capacitor Cd is added across the Ct, the receiver can regulate higher
current loads by delivering more power to the load. However, implementing the gate drive for
MOSFET Md is rather challenging. For this thesis, the parallel LC tank receiver topology was
implemented.
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2.1.2 Switching Techniques for the Tuning Controller
The tuning controller consists of an operational amplifier or a comparator which compares
the rectified output voltage to a previously set reference voltage and produces a voltage that
controls the gate of the detuning MOSFET. Different tuning controller circuits can be
implemented mainly by employing different methods to switch the detuning MOSFET. The two
such techniques are discussed in the following section.
2.1.2.1 Switching technique: Linear
The receiver circuit in Figure 2-10 uses a tuning controller which drives the gate of the
detuning MOSFET, Md, linearly to regulate the output voltage. The negative feedback is formed
as follows. The operational amplifier LT1018 compares the output voltage, which is divided
down by the resistor divider set by resistors R3 and R4, to the reference voltage set by the two
diodes D2 and D3. The output of the operational amplifier is filtered by the RC low pass filter
set by C3 and R1 (f3dB = 72.3 kHz) and drives the gate of the detuning MOSFET Md. The output
voltage of this receiver circuit is regulated at about 1OV.
D, Output voltage
CMSH1-100M
Cd R
luF 2k
LT1018 10kLt Ct I 0
11 cout1k +47uF ]
T M, Rload
Figure 2-10: Tuning controller - linear switching
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Figure 2-11 shows the gate drive of Md. The gate voltage switches linearly but is not driven
all the way to the output voltage. The negative feedback loop is unstable therefore the gate
voltage, as seen in Figure 2-11, is oscillating. Some higher frequency components observed on
the gate waveform are attributed to the oscillating waveform at resonant frequency coupled
from the drain of Md to the gate. Other high frequency content is due to the parasitic
inductances present on the circuit board.
Z
M1
koI
X 4x10
Time /s
Figure 2-11: Gate voltage of the detuning MOSFET
Figure 2-12: Receiver board with linear switching
32
Linear switching is not the optimum method to drive detuning MOSFET: a significant
amount of power is dissipated in the MOSFET Md.
The tuning controller in Figure 2-13 stabilizes the gate voltage of Md. Vref2 was set to about
1.3-1.4V. This approach is even more inefficient at driving the gate of Md-
Vref2
R1
1k Output Voltage
CMSH1-100M
C2
C1  15n 220n
luF 
R3
R2  1M 9k
1OOuFT Md +.~ -- Rla
Figure 2-13: Tuning controller with stabilized linear switching
The gate voltage for the stabilized tuning controller is shown in Figure 2-14.
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4-J
0.
42 0.01 0 M
Time /s
Figure 2-14: Gate voltage of detuning MOSFET (stablized linear switching)
During certain points of operation the circuit briefly becomes unstable. This observation can
probably be explained by the gain curve. The gain curve is a graph of gate voltage of Md (Vg)
plotted against output voltage (Vout) when the circuit is driven in open loop. The transfer
function is given by,
__= Gm Rioad 1
g Rs + Rload' 1 + s. Cout. Rload
where Rs (source impedance) was measured to be 16.80, Cout is the output capacitor and Gm
is simply a constant (refer to circuit in Figure 2-13). As explained previously, the gain curves
were plotted by setting Rload to a fixed value and driving the circuit open loop by applying a DC
voltage at the gate of Md. Therefore, the slope of gain curve is simplified to,
Rioad
slope = Gm R Rad
Rs + Rioaa
Gain plots for two different loads are plotted in Figure 2-15 and Figure 2-16. The circuit
became unstable probably due to the non-linear regions of the gain curves.
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Gate Voltage vs Output Voltage for
Rioad= 160 Ohms
2.4 2.6 2.8 3 12 14 3.6
Vgate / V
Figure 2-15: Gain curve
Gate Voltage vs Output Voltage for
Rjoad = 17 Ohms
1 2.6 28 3 12 14
Vgate / V
Figure 2-16: Gain Curve
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Power efficiency of the receiver can be increased by improving the gate drive of the
detuning MOSFET using hysteresis. The hysteresis switching method is discussed in next
section.
2.1.2.2 Improved Switching Technique: Hysteresis
In this switching mode, the gate of the detuning MOSFET is switched harder by driving Md
all the way to the output voltage using hysteresis. Hence, the gate is either on or completely off
as seen in Figure 2-17. Some ripple is introduced at the output voltage due to hysteresis (see
Figure 2-18). The receiver circuit with hysteresis switching is shown in Figure 2-19.
12
10-
8-
6-
02-2
-2 -1 0 1 2 3 4 5 6
x10
Time /s
Figure 2-17: Gate voltage of detuning MOSFET
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Figure 2-18: Output ripple and the gate voltage superimposed
The comparator LTC1440 has programmable hysteresis and a built-in reference which was
used to set Vref.
D1 Voltage
Rload
Figure 2-19: Tuning controller with hysteretic switching
The overall power efficiency was measured for the three switching techniques. The test
setup is shown in Figure 2-20. Class-D power amplifier (see Chapter 3 for more details) was
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used as the DC/AC converter to generate an AC voltage of 140Vpk-pk across the primary LC
tank. The resonant frequency of the primary LC tank was 108 kHz. The DC supply (VSUPPly) to
DC/AC converter was fixed at 20V. The output voltage of the receiver (Vout) was regulated at
1OV. The receiver coil position was fixed with respect to the transmitter (see Figure 2-21). The
measurements were taken for the three different tuning controllers. The results are shown in
table 1.
Output Voltage
-- (Vout)
Vprmary (
140V"
||
||||
Rjoad
Figure 2-20: The test setup to compare power efficiencies of different tuning controllers
Figure 2-21: Receiver coil (5.6uH) placed at the center of transmitter coil (22uH)
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Table 1: Comparison of power efficiencies with different tuning controllers
Linear and Stable Linear and Unstable Hysteresis
Vsuppiy 20V 20V 20V
isupply 1.09 A 1.1 A 1.15A
Vout 10 V 10 V 10 V
'load 800 mA 830 mA 1 A
Efficiency 36.70 % 37.73 % 43.48%
There is a significant improvement in overall power efficiency by driving the gate of
detuning MOSFET with hysteresis. However, the switching of detuning capacitors is more
audible with the hysteresis gate drive. The tuning controller implemented in Figure 2-22 uses
pulse width modulation to fix the switching frequency of the tuning capacitor at (non-audible)
frequency of 30 kHz.
D1  Output VoltageVout
CMSH1-100M
Cd
luF
R3
Lt C MI k C o -Ri
47uF
Md -- - ~ Rload
Figure 2-22: Modified hysteretic tuning controller with PWM
39
Figure 2-23: Receiver circuit with hysteretic tuning controller (with PWM)
ThkStop
I -
MMr 2.OOV NI1O.O;s! A4 Ch2 X
Oo.OO I
2.23 V
lhStop
ME 2.00 V M1O.OJLSI A Ch2 r 2.2SV
1ls0.00 a
Figure 2-24: Gate voltage of the detuning MOSFET for
hysteretic tuning controller with PWM (for 2 different loads)
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2.2 Future work: Receiver with Buck Converter
The receiver setup in Figure 2-25 replaces the tuning controller with a buck converter to
step down secondary LC tank voltage and regulate the output voltage. This receiver
configuration is much more power efficient due several reasons.
1. Buck converters can be designed to have high power efficiencies which in turn improves
the overall power efficiency of the secondary unit.
2. A significant amount of power is dissipated in the ESR of the detuning capacitor and the
detuning MOSFET during switching. Using a buck converter that can withstand a high
voltage input will not require any detuning circuit to pre-regulate the output of the
receiver's rectifier.
Figure 2-25: Receiver circuit with buck converter
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Chapter 3
Transmitter Architecture
The transmitter circuit, which comprises of a DC/AC converter, produces the AC voltage across
the primary LC tank to generate a magnetic field. Figure 3-1 shows a typical setup for a
transmitter circuit with the receiver (secondary) circuit coupled. The power converter does not
necessarily have to be DC/AC converter: it can be AC/AC or AC/DC/AC converter. For this thesis,
DC/AC converter is used for power conversion.
II
Il||||
Ilvsupply
Primary Unit Secondary Unit
Figure 3-1: A typical transmitter circuit (with the receiver coupled)
In this chapter, two different topologies of DC/AC converters for a Resonant Inductive
Power Transfer system are discussed.
3.1 Cross-coupled Current Mode Class-D Power Amplifier
The gate drive of a current mode class-D power amplifier can be modified to design a
resonant oscillator which then can be used as a DC/AC converter in the transmitter circuit. An
ideal current mode class-D (CMCD) amplifier is shown in Figure 3-2 on the right side. The two
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transistors M1 and M2, which control the two current sources, are driven 1800 out-of-phase
[1]. Ideally, the transistors have zero voltage across at the time of switching caused by the
resonance filter (formed by the parallel LC tank - Ltank-tx and Ctank-tx). Therefore, the ideal
operation achieves zero-voltage-switching (ZVS). The circuit to the left in Figure 3-2 replaces the
two current sources with two large inductors Lsi and Ls2. Lsi and Ls2 are wound on the same core
therefore are tightly coupled. It is important to note where the polarities of Lsi and Ls2 are when
connected in the circuit: this is to ensure that the transistors are driven 1800 out-of-phase. Also
the output capacitances of the two transistors become a part of the parallel LC tank.
Ltank-tx Lakt
GaeDiv ae rv M 2  L ate rive
Figure 3-2: A Simplified Current Mode Class-D amplifier circuit
The gate drives of the two transistors M1 and M2 can be cross-coupled (i.e. gate of M1 can
be connected to the drain of M2 and vice versa) to design a resonant oscillator. The frequency
of such an oscillator will be set by the resonant frequency of the parallel LC tank. In a resonant
inductive power transfer system, Ltank-tx will be the inductance of the transmitter (primary) coil.
Depending on the amount of power delivered by the primary circuit, the voltage across the
primary LC tank can be large. Therefore in a practical circuit, the gates of the transistors cannot
be directly cross-coupled to the respective drains of the transistors. The drain voltage is divided
down before driving the gate of the transistor. In the next section, implementation of the gate
drive is discussed in more detail.
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3.1.1 Gate Drive
Three different versions of gate drive implementations were tested. The first version of the
gate drive implemented with a resistor and zener is shown in Figure 3-3. This is an inefficient
way to drive the two MOSFETs because a significant amount of power dissipated in the 1kQ
resistors and two zeners. The output waveform across the LC tank is distorted and becomes
even more distorted when the supply voltage is increased. This transmitter cannot operate at
higher voltages (more than 1OV) as the resistor and zener gets too hot to function.
M1 M2
Figure 3-3: Cross-coupled class-D amplifier
(with zener and resistor) - version 1
In the second version, the resistor and zener was replaced with a capacitive divider (Figure
3-4). The output of the capacitor divider is then sent to a comparator (followed by an inverter)
to drive the gate of the MOSFET harder to minimize power dissipation in the MOSFETs. In this
setup, C5 (47nF) and L3 (22ptH) form the LC tank of the primary. L3 is the inductance of the
primary coil.
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To find the optimum operating point for the transmitter, different ratios for the capacitor
divider were tested (Table 2). The ratio of the capacitive divider is given by the following
expression,
C2 C1
C2 + C3 C1 + C4
Vqupply
L1 L2
2m CS 2m
W L3 C
CI~
C1 C2
100n 10 n
M16 WIfif M2
IRF3710r U2' C- _ ---
Figure 3-4: Cross-coupled class-D amplifier (with capacitive divider) - version 2
Table 2: Effect of Capacitive Divider ratio
Ratio C1,C2 C3,C4 Max. primary Max. Tank Voltage Max. Supply Max. Supply
loop current (Vacp - Vacp)/Vp.p Voltage Current /A
IlfAp.p VSUPPIY /V
0.68 47n 22n 3.7 55.6 9.5 0.7
0.5 47n 47n 4.1 59.6 10 0.8
0.5 100n 100n 3.1 46.8 8.6 0.9
0.4 100n 150n 4.1 52.8 9 0.9
0.32 47n 100n 5.37 78.4 13.5 0.8
0.24 47n 150n 6.8 111 20 0.8
0.24 68n 220n 7.2 113 20 0.7
0.23 100n 330n 7.7 115 20 0.56
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Table 2 shows the maximum current through the primary coil and LC tank voltage that can
be reached without heating up the capacitor divider and the zener too much for different
capacitor ratios. For higher ratios, the maximum supply voltage that can be reached is about
1OV. At higher ratios, the voltage across the zener is clipping therefore power is dissipated in
both the zener and ESR of the capacitors. At a ratio of 0.24, the capacitor divider and the zener
were getting hot but comparatively less to the original setup in Figure 3-3.
I ~~ ~ L
- aCD
..- acn
40 -
30-
Voltage/v
10 - -
0
-10
Time/ s
Figure 3-5: Voltage on sides 'acn' & 'acp' of the primary LC tank (with version 2)
Note: Frequency of the waveforms is approximately 230 kHz
Figure 3-5 shows the voltage at ACP and ACN nodes of the transmitter. The voltage across
the LC tank would be ACN - ACP. The voltage output across the tank is not sinusoidal. The
overlap between two waveforms can be minimized by bringing down the reference voltage,
Vref, to about OV on the LT1720 comparator.
The current through the primary coil is shown in Figure 3-6.
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2-
Current / A
Time uS
Figure 3-6: Current in the primary coil (with version 2 circuit)
This circuit has a startup issue. Reference voltage, Vref, on the comparator can be set to zero
during operation but when circuit is starting up, Vref need to be at a higher value (about 3V) and
then slowly decreased to OV. This is to ensure that one of the MOSFETs switches to deliver
power to the LC tank. If Vref is set to zero at startup, the supply gets shorted as both MOSFETs
(M1 and M2) turns on caused by the initial rising edge on ACP and CAN when the supply is first
turned on. In the third version of the cross-coupled class-D amplifier, the startup issue is solved
by an RC network to slowly bring Vref from 5V (Vcc) to 0V with a slow time constant (see figure
10). In the third version of transmitter, the gate drive is further improved by adding a level
shifter to drive the gates of M1 and M2 harder. In the third version, all passive components are
replaced by the surface mount typess to reduce energy dissipated due to ESR (see Figure 3-7).
Figure 3-7: Actual setup of the cross-coupled class-D amplifier (version 3)
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100
BSS84
M5
M1
BSS123
Ve1.
Vauppey
Figure 3-8: Cross-coupled class-D amplifier with capacitive divider and level shifter (version 3)
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Figure 3-8 shows the full schematic for the version 3 of cross-coupled amplifier. The LC tank
values are C5=47nF and L3=22uH. The capacitor (47nF) in the LC tank is made up by ten of
4.7nF in parallel to distribute the heat dissipated more efficiently. Supply voltage to
comparator, Vcc, is 5V. Supply voltage to the level shifter, Vcc2, can be 5V or greater (up to Vgsmax
of IRF3710 which is 20V) However, the MOSFETs (Si3552) used in the inverter, which drive the
gates of M1 and M2, can handle only up to 2A. Therefore the maximum value we set Vec2 is
about 7-10V. The ratio of the capacitor divider is reduced to 0.043. The voltage across the zener
is not clipping anymore (see Figure 3-9 ) therefore it is not getting heated up.
2.5-
2 -
1.5
Voltage / V 1
0.5 .
0
-0.5
Time / us
Figure 3-9: Voltage on the zener (version 3 circuit)
The capacitors C15 and C16 (in Figure 3-7) eliminate the ringing on the output waveform.
The ringing was probably caused by inductance from the leads of the two MOSFETs M1 and M2.
Note however that C15 and C16 are now part of the LC tank. Therefore, the effective
capacitance of the LC tank is Ceff = C5 + 0.5(0.luF) = 97nF. The resonant frequency of the
transmitter is 108 kHz.
Figure 3-10 shows the voltage at node 'ACN' (red) and gate voltage of M1 (blue). Similarly,
Figure 3-11 shows the voltage at node 'ACP' (purple) and the gate voltage of M2 (black). In both
ACP and ACN waveforms the falling edge is slower compared to the rising edge. At the end of
the falling edge of ACP and ACN, both MOSFETs M1 and M2 are switched off which opens the
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current source (refer to Figure 3-2). This can be seen in figure 3-12 where both gate voltages
are plotted on the same graph.
70 -
80
50-
40 - Gate Voltage
ACN / V of M1
/V
-12 -1 -0a -0o -04 -02 ,
Time / xlOuS x 10
Figure 3-10: Gate voltage of M1 (blue) & drain voltage of M1 (red)
ACP / V
Gate Voltage
of M2
/V
Figure 3-11: Gate Voltage of M2 (black) and drain voltage of M2 (purple)
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Gate Voltage / V 3
Figure 3-12: Gate voltage of M1 and M2
(The gate voltage of M2 has some ringing on the rising edge of the waveform. This is due to
parasitic inductance on the path connecting the inverter to the gate of M2.)
The time during which both MOSFETs are switched off can be reduced by decreasing the
reference voltage of the comparator, Vref, to a negative value (about -0.2 to -0.3 V) which
switches on the MOSFET a little early. Another solution would be to increase the ground nodes
of the zeners to a more positive voltage (about 0.2-0.4V). By reducing the two MOSFETs
switching off time, the overlap between the two waveforms ACP and ACN can be reduced (see
Figure 3-13).
The caveat with this transmitter board is that the supply voltage to the comparator (Vcc)
needs to switched on after switching on the Vsupply. VSUPPIY needs to be greater than about 12V
for the transmitter to work due to the smaller capacitor divider ratio.
The startup issue is not completely resolved even in the third version of the cross-coupled
class-d amplifier with the RC network to bring Vref slowly down from 3V to 0. Startup
requirements for this circuit are discussed in the next section.
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Figure 3-13: Change in tank voltage's overlap time by varying Vref
3.1.1 Startup Requirements of the Cross-coupled Class-D amplifier
For cross-coupled class-D oscillator to start oscillating, minimum amount of loop gain or
similarly minimum amount of negative resistance is required [2]. To evaluate the startup
conditions of the circuit, transconductance is set to its small signal value because the circuit
operates in the small signal region before the oscillations have built up in the circuit [3].
Figure 3-14 shows the resistance Ra looking in to the differential cross-coupled NMOS pair.
Let RT be the equivalent parallel resistance of the primary LC tank that is in parallel with Ra. gm is
the small signal transconductance of the NMOS device.
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0
Vref = OV
Ra
Figure 3-14: Resistance of a differential cross-coupled NMOS pair
From small signal analysis of the differential cross-coupled NMOS pair, Ra is given by,
2
Ra --
Parallel equivalent resistance of the LC tank, RT, is a positive value therefore for the overall
resistance to be negative,
1 1
-+- < 0
Ra RT
After simplifying the above expression to ensure the cross-coupled class-D oscillator to
start,
2
9m > -RT
When the secondary (receiver) circuit is not coupled to the primary circuit, RT is the parasitic
parallel resistance of the LC tank. When the secondary circuit is coupled to the primary, the
secondary load is reflected to the primary and will be included in RT in addition to the parasitic
resistance of the LC tank. The startup of the oscillator is sensitive to the secondary load
conditions and the parasitics of the LC tank. Therefore, the startup of the oscillator is not
guaranteed. The cross-coupled class-D amplifier is not a practical solution for resonant
inductive power transfer systems. In the next section, Royer oscillator is introduced and
discussed which is guaranteed to startup.
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3.2 Royer Oscillator
Modified version of the original royer circuit is shown in Figure 3-15 [4],[5]. The original
royer circuit used the saturation of the transformer to define the switching frequency which
produced a square wave output. In the modified royer, the switching occurs due to the
saturation of the transistors. The switching frequency is set by the LC tank formed by Ct-tx and Lt-
tx which is the primary LC tank. Lt-tx is the inductance of the primary (or transmitter) coil. The
resonant frequency circuit in Figure 3-15 is set about 103kHz. Unlike the original royer, the
circuit is forced to run sinusoidally by the LC tank.
1: 1: 0.02
I Ls] L
50kO
FZT849
1mH
Figure 3-15: Modified Royer
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The startup in royer is guaranteed: when the DC supply, VDC, is switched on, the transistor
on the left (Figure 3-15) is biased which ensure self-starting of oscillations. The switching occurs
when the on (left) transistor comes out of saturation and the spike in collector current is picked
up by the base windings (Lb) and switches on the right transistor.
The voltage across the primary LC tank is given by,
Vacprimary = 2TUVDC (peak-to-peak)
The maximum supply voltage, VDC, which can be applied is limited by the base to emitter
reverse breakdown of the NPN which is typically around -6V. The maximum reverse voltage is
given by,
Lb
Vreverse, max = O. 5WVDc -
By adjusting the turn ratio between the transformer's primary winding (Ls1) and the base
winding (Lb), the maximum supply voltage can be increased.
3.2.1 Base Drive
The base drive of the royer in Figure 3-15 is adjusted by varying the base potentiometer.
Using the test setup shown in Figure 3-16, the effect of base drive on the overall power
efficiency, incremental power efficiency and maximum secondary load current was tested when
the secondary output voltage was regulated at 8.1V. The supply voltage to royer was fixed at
20V.
Table 3: Effect of Base Drive on Power Efficiency and Maximum Secondary Load
Base Supply Current of royer Maximum Supply Current of Incremental Overall
Resistor with no secondary load Secondary royer at max. Efficiency Efficiency
Rb/Q coupled Load secondary load % %
ISTBY/mA load,max/mA Is/mA
575 383 943 986 63.34 38.73
1.07k 343 923 935 63.14 39.98
2.48k 320 908 902 63.19 40.77
5k 310 890 878 63.46 41.05
10k 303 880 866 63.3 41.15
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Figure 3-16: Test setup to investigate the base drive
The base drive does not change the incremental or the overall power efficiency significantly.
However, the base drive does change the maximum secondary load current when the
secondary output is fixed: the maximum secondary load is more with a bigger base drive.
3.2.2 Power Dissipation
Most of the power is dissipated in the ESR of the capacitors in the primary LC tank. When
X7R capacitors were replaced by COG capacitors, which have lower ESR than X7R (but lower
energy density), the power consumption dropped almost by half.
Figure 3-17 shows the actual board of royer circuit (primary coil is not shown in the figure).
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II
Figure 3-17: Royer - board (primary coil not shown)
l0 [- o -2v [POOas5o.00 % I
Figure 3-18: Royer - voltage across the primary LC tank with no secondary circuit coupled
(VDOc=10V, Vac,primary = 62Vp., fo =106kHz)
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Figure 3-19: Collector and Base voltage of left and right transistors in royer (dark blue = base
voltage of left NPN, light blue = collector voltage of left NPN, green = collector voltage of right
NPN, pink = base voltage of right NPN)
For the implementation of the closed loop system, royer was used as the DC/AC converter.
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Chapter 4
Power Transfer Optimization
This section discusses the power inefficiencies in open loop wireless power transfer systems
and existing methods that use direct feedback from the receiver to improve overall power
efficiency. A new indirect feedback method is introduced later in the chapter. This new method
is implemented and tested in the following chapters.
4.1 Power Dissipation in open loop wireless energy system
The removal of a direct electrical contact in a wireless power system has many benefits but
also causes its own predicament: there is no direct feedback from the receiver so the receiver is
unable to relay information regarding its power needs to the transmitter. The magnetic field
produced by the transmitter coil needs to be strong enough to energize the receiver under
worst case operating condition. Worst case operating condition occurs at maximum receiver
load current with the lowest coupling between the primary and the secondary. A strong
magnetic field requires large amount of current on the primary coil. Therefore, the transmitter
coil will have maximum current flowing through it at all times which leads to large power
dissipation in the transmitter, most significantly in the parasitic resistance of the primary coil
and primary resonant capacitor.
Figure 4-1 shows the overall power efficiency of an open loop wireless energy system vs.
secondary load current when the supply voltage to the transmitter (in this case a Royer circuit)
is fixed at 20V. See Appendix A for the full schematic of the test setup.
The power efficiency increases to a maximum value (= 60-65%) with the increasing load
current. For smaller load currents, the power efficiency is significantly lower because the
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transmitter is providing more than enough power: the transmitter is powered to support the
worst case operating condition. When there is no secondary load present, the power efficiency
is zero. For instance, if the secondary load is a cellphone battery, the power efficiency of the
wireless charging system is zero when the battery is fully charged.
In order to optimize the overall power efficiency of the system, the primary unit should
transmit just enough energy to satisfy the power needs of the secondary. Hence, the primary
circuit will need to adjust the current flowing in the transmitter coil depending on the
secondary load (or several secondary loads when more than one secondary coils are coupled to
the primary coil) and the coupling factor between primary and the secondary coils. A wireless
feedback link needs to be established between the primary and the secondary to implement
this power adaptive primary circuit.
Overall Efficiency vs Load Current
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Figure 4-1: Overall Power Efficiency of the open loop system
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4.2 Methods to improve power efficiency
The importance of feedback to adjust the power delivered by the primary to match
secondary power requirements is highlighted in Figure 4-1. There are multiple ways to establish
a wireless feedback link.
4.2.1 Direct Feedback
In direct feedback, some control circuitry in the receiver provides direct feedback
information to the transmitter, and the transmitter adapts to the required power level (see
Figure 4-2). One method to achieve direct feedback is by using a dedicated radio link between
the primary and the secondary.
Control Feedback Control Load(Battery
Transmitter Power Transer Receiver g)
Figure 4-2: Direct Feedback from Secondary to Primary
The bqTESLA wireless power solution from Texas Instruments controls the amount of power
transmitted depending on a feedback signal from the secondary [1]. The receiver
communicates with the transmitter with two different methods: Resistive Modulation or
Capacitive Modulation.
o Resistive Modulation (see Figure 4-3): The load seen by the primary side is changed
by adding a communication resistor at the rectified output of the receiver. The
voltage across the transmitter coil changes as a result.
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o Capacitive Modulation (see Figure 4-4): The voltage across the transmitter coil is
modulated by changing the resonant frequency of the receiver. The resonant
frequency of the receiver is changed by adding a communication capacitor to the
receiver coil.
The transmitter IC detects the change in voltage across the transmitter coil, de-modulate
the communication signal, and adjusts the power delivered accordingly.
Output
Receiver Voltage
Capacitor
Modulation
Receiver Cout Resistor
Coil
Figure 4-3: bqTESLA - Resistive Modulation
Receiver Output
Capacitor Voltage
Receiver Cout
Coil
Modulation
Capacitors T
Figure 4-4: bqTESLA - Capacitive Modulation
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4.2.2 Indirect Feedback
In direct feedback methods described in the previous section, feedback information
provided to the transmitter control circuitry relies heavily on the communication circuit used in
the secondary side. A better approach to the closed loop wireless transfer system would be to
implement the control circuitry in the primary side without any direct feedback communication
from the secondary side. One such indirect feedback method is described in the next section.
4.2.2.1 Detecting change in gradient
In a wireless power system, all the power consumed in the secondary is provided by the
primary: that is there is no power gain from the primary to the secondary. If the output voltage
of the secondary is regulated efficiently, the primary should be able to detect the point when it
has provided just enough power for the secondary to achieve regulation: this is the optimum
regulation point for a particular secondary load [2].
To find the optimum regulation point, the supply voltage to the primary is modulated and
the resulting primary current consumption is monitored. There is a change in incremental
current consumption (a change in gradient) when the secondary has reached its desired
regulation point. Any further increase in primary supply voltage after the receiver has achieved
regulation will cause the incremental rise in primary current consumption to decrease.
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/R 1
1/R1
Figure 4-5: Supply Current vs. Supply Voltage when a resistor R, is connected across a voltage
source)
In Figure 4-5 shows the I-V curve for a simple circuit with a resistor R1 connected across the
supply voltage Vs. Current Is increases linearly when the Vs is increased. The incremental change
in current (or the gradient of I-V curve) provided by the supply Vs is constant and is equal to the
reciprocal of R1.
I,
100% Efficiency
OV dropout
Vs
Output regulation
point of DC/DC
converter
Vreg
Figure 4-6: Supply Current vs Supply Voltage Curve when load R, is regulated by DC/DC
converter
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In Figure 4-6, the load R1 is now connected to the output of a DC/DC converter. For
simplicity, let the DC/DC converter be 100% efficient with OV dropout regulated at Vreg. When
Vs is increased, Is increases linearly till V, reaches the regulation point Vreg. After the DC/DC
converter achieves regulation, any further increase in V, will cause Is to drop (Figure 4-6)
because the output power of the converter is constant for a given resistive load.
-
reg2
Before regulation, gradient of the graph was equal to 1/R 1 . After the regulation point, the
gradient is negative. There is a change in gradient at the regulation point.
I Outout reaulation
100% Efficiency
OV dropout
Vreg v,
Figure 4-7: Supply Current vs Supply Voltage with dissipative resistor R2
The circuit in Figure 4-7 is similar to the one in Figure 4-6 except dissipative element R2 is
included in addition to load resistor R1. The current Is increases linearly with increasing V5 till
load R1 reaches regulation. However, the gradient before the regulation point changed when
this regulation point is reached.
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After the desired regulation point is achieved, incremental power consumption is
determined by the dissipative resistor R2 as the power output of the DC/DC converter is fixed
for load R1. At higher voltages (Vs), gradient of the I-V curve is equal to 1/R2 as seen in Figure
4-7. As long as the output load (which is R1 in this case) is regulated, there is always a change in
gradient.
10Io% Effiriency
OV dropout
I~r
ocio(
Converter
k.t.Lrrk nx L-.;i Ci .r. r
Primary Unit Secondary Unit
Figure 4-8: Model of Resonant Inductive System (including parasitics)
The circuit in Figure 4-7 can be used to model the wireless power transfer system shown in
Figure 4-8. Ltank-tx is the transmitting coil and Ltank-rx is the receiver coil. The transmitter coil and
receiver coil are coupled by some coupling factor k. Ltank-tx and Ctank-tx form the LC tank on the
primary side, and Ltank-rx and Ctank-rx form the LC tank on the secondary. Rpi-Rp4 represent the
parasitic resistances associated with each capacitor and inductor.
Parasitic resistances Rp1-Rp4 can be modeled by the dissipative element R2 in Figure 4-7. The
load resistance Rload of the secondary is equivalent to R1 in the circuit model. The graph in
Figure 4-9 shows the change in the RMS supply current (lac,rms) when the RMS primary supply
voltage (Vac,rms) is modulated.
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lac,rms Output regulation
point of DC/DC
converter
slope2
0 Vreg Vac,rms
Figure 4-9: Primary Supply Current (rms) vs. Primary Supply Voltage (rms)
for the circuit in Figure 4-8
In Figure 4-9, the secondary tries absorbs as much as possible from the primary coil to
regulate its load for smaller primary supply voltages (refer to slope 1 on the graph). When the
primary supply voltage reaches Vreg, the primary delivers enough power for the secondary load
to reach regulation. If the primary supply voltage is increased further, any incremental rise in
primary current consumption (slope 2) is due to the power dissipated in the parasitic
components present on both primary and the secondary. Hence, there is always a detectable
change in gradient in the primary current consumption provided the secondary load is
efficiently regulated (slope 2 < slope 1).
The graph in Figure 4-10 shows the variation in primary current when the primary d.c supply
voltage is modulated for different secondary resistive loads. The measurements were taken
with an actual open loop setup with the Royer circuit as the transmitter and the parallel-
hysteresis receiver coupled to it. The coupling factor between the primary and secondary coils
was fixed to about 0.3.
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Primary Supply Voltage vs Primary Supply Current
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Figure 4-10: Primary Supply Current vs. Primary Supply Voltage
for the test setup in Appendix A
The shape of the graph from the experimental data matches the curve in Figure 4-9. The
dots in Figure 4-10 indicate the points when the secondary load is in regulation. As predicted,
there is a change in the incremental rise in primary current when primary supply voltage is
increased after the secondary achieves regulation. If this change in slope can be detected, the
optimum operating point of the transmitter can be determined as the change in slope occurs
when the primary delivers just enough power for the secondary to reach regulation. The
primary supply voltage can be periodically modulated to detect the change in gradient which
allows the transmitter to sense the power requirements of the receiver without any direct
feedback signal from the receiver itself. This indirect method will improve the overall power
efficiency by reducing standing losses in the system.
The indirect change-in-gradient method will be implemented and tested in the following
chapters.
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Chapter 5
Implementation
This section describes the design and construction of the primary unit with the indirect
feedback method introduced in chapter 4. The indirect feedback method periodically
modulates the supply voltage of the primary unit to find the optimum regulation point.
Algorithm that performs the change in gradient detection and supply voltage modulation is also
discussed in this chapter.
5.1 Setup
vSU91,IV
Vsource
TX RX
coil coil
Figure 5-1: Closed Loop Transmitter Setup
Figure 5-1 shows a setup implementing the indirect feedback solution. Supply voltage
(upply) to the DC/AC converter (transmitter circuit) is provided by a DC/DC converter. The
DC/DC converter's output voltage is controlled by the Optimum Power Transfer Regulator
(OPTR). OPTR modulates Vsupply by varying the current through feedback resistors RFB1 and RFB2
and performs gradient detection by measuring the current through the sense resistor. Figure
5-2 provides a more detailed diagram of the OPTR.
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A current sense amplifier in the OPTR measures the current (1supply) consumed by the
transmitter through the sense resistor Rsense. The output of the current sense amplifier is
converted to a voltage by a resistor and sampled by the A/D converter. A Digital Logic and
Memory unit stores the sampled values and calculates the gradient. The Digital Logic block
contains the algorithm to detect the change in gradient and modulates the supply voltage
(Vsuppy) accordingly.
TX RX
- - -- - -V5UPPIy coil coil
V5If Isns IsuPPIV
DC/DC DC/AC Receiver
Converter RFB1 Converter Circuit
FB
RFB2
0 TR
D/A
Converter
Sensor
Digital Logic
Memory Converter
- - - - - - - - - - -
Figure 5-2: Closed Loop Transmitter with OPTR in more detail
A D/A converter, connected at the output of digital logic unit, translates the digital
representation of supply voltage modulation to a current which is injected to feedback resistors
network to change the DC/DC converter's output.
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5.2 OPTR - Full Implementation
In the actual design of the primary unit, the digital logic and memory block was
implemented using a complex programmable logic device (CPLD). The CPLD and the other
analog blocks (DC/DC converter, current sensor, ADC & DAC) are combined to form the Optimal
Power Transfer Regulator. Figure 5-3 shows how the signals to/from the CPLD interact with the
rest of the analog circuitry. The signals will be explained in more detail in chapter 5.2.2. The
CPLD sets RUNBOOST to high to switch on the DC/DC Converter during power up. One end of
the sense resistor (Rsense) is connected to the output of the DC/DC converter and the other end
is connected to the supply nodes of the DC/AC converter in the transmitter circuit (i.e. Royer
circuit). Current sensor measures the current through the sense resistor and converts the
sensed current to a voltage. This voltage is fed to the positive analog input of the A/D
Converter. The negative analog input of the A/D Converter is connected to ground. The A/D
Converter used is a Linear Technology 12 bit ADC with 2.5V internal reference.
The CPLD will read the sampled signal from the A/D converter and use the Simple Slope
Detection algorithm to set output current (lout) of D/A converter. lout is injected to the feedback
resistors (RFB1 and RFB2) and the output of the DC/DC Converter is modified. The process
repeats.
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RESET
RFB2 RFB1
Figure 5-3: Optimal Power Transfer Regulator - Circuit block diagram
5.2.1 Simple Slope Detection Algorithm
There are many ways to implement the slope detection algorithm. In the simplest
algorithm, the supply voltage of the transmitter is periodically modulated to calculate the
change in current consumption [1]. The calculated gradient is compared against a pre-
programmed reference gradient to determine the optimum regulation point: Other advanced
algorithms (e.g. binary search) can reach the optimal point more efficiently. For this thesis, the
simple slope detection algorithm was implemented using MAX V CPLD from Altera Corporation
and is described in detail in chapter 5.2.2. The detailed description of this simple slope
detection algorithm follows.
Definitions:
> Vsupply- Supply Voltage
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Vs,max - Maximum Supply Voltage of Transmitter
> Vs,min - Minimum Supply Voltage of Transmitter
> sloperef - Pre-programmed Reference Slope
> slopecurrent - Variable
Initialization:
e The system is pre-calibrated and sloperef is pre-programmed into the CPLD. The
minimum value for sloperef is the incremental change in current when the transmitter
supply voltage is modulated with no load on the secondary side. Sloperef is usually set to
a value higher than the minimum to account for system random variability and non-
idealities.
e Td is pre-programmed into the CPLD.
Sequence:
1. Set the supply voltage (supply) to Vs,min. Measure and store the current (10). Increase
Vsupply by 1V. Measure and store the current (11).
2. Calculate the gradient at Vs,min which is equal to [1-lo]. Store this value in slopecurrent.
3. Compare slopecurrent against a pre-programmed value sloperef.
o If slopecurrent is smaller than sloperef, the optimum supply is reached.
o Otherwise, step Vsupply and calculate a new value for slopecurrent till slopecurrent is
less than sloperef. Store the current at new supply voltage [suppiy] in 11 and the
current at previous step [supply - 1] in 10. Update slopecurrent (which is equal to I-
lo)
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o If slopecurrent is still greater than sloperef at Vsuppiy = Vs,max, the optimum supply
voltage is Vs,max (the transmitter cannot deliver the power required by the load).
4. Once the optimum supply voltage is reached, the voltage stepping is paused for a pre-
programmed time (Td)-
5. Once Td expires, the supply voltage is continuously stepped down, with the same step
size as before (1V), until the gradient value (slopecurrent) increases above sloperef.
6. The voltage is then stepped up again one or two steps until the gradient is less than
sloperef again.
7. The cycle repeats with step 4.
Several factors need to be considered when choosing a value for Td: settling time for both
transmitter and receiver circuit after changing the transmitter supply voltage and the frequency
at which receiver load changes (a factor specific to the application).
Figure 5-4 shows the sequence steps 1-4 during which the supply voltage is increased in fixed
steps (1V) to determine the initial optimum point. Figure 5-5 shows the sequence steps 5-6
when the supply voltage is dithered about the previous optimum to adjust regulation point to
any changes in receiver load.
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Figure 5-4: Simple Slope Detection Algorithm Figure 5-5: Simple Slope Detection Algorithm
- initial sweeping - dithering
Simple slope detection algorithm can also be used to detect the optimum regulation point
for multiple loads. As seen in Figure 5-6, the algorithm will produce multiple gradient changes
with the final gradient change corresponding to the optimum supply voltage for all loads.
both receiver loops in
regulation
'supply
l1
Figure 5-6: Simple Slope Detection for multiple loads
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5.2.2 CPLD Implementation
This section provides more details on the digital implementation of the simple slope
algorithm and how the CPLD interacts with the analog blocks (DC/DC converter, A/D converter,
D/A converter) on the primary side.
5.2.2.1 Overview of the State Machines
Figure 5-7 shows an overview of the individual state machines that constitute the simple
slope detection algorithm. The diagram shows input/output signals of the CPLD that control
the analog blocks, and the main signals inside the CPLD responsible for the state machines'
event changes.
Input signal CLK is provided by the 5MHz internal clock of MAX V CPLD. The entire system
can be reset by the RESET input signal using a push button.
Control, which is the main state machine, triggers other state machines accordingly. When
the system is powered up, control state machine powers up the DC/DC converter and after a
delay triggers the Sweep/Dither state machine to find the optimum regulation point. The
Sweep/Dither state machine performs the slope detection algorithm and when the optimum
point is reached sends a done signal (regulationdone) to the Control state machine. Upon
receiving the done signal, Control will start the Td counter and pause the voltage stepping. After
Td seconds, Control will trigger the Sweep/Dither state machine and the process repeats.
The Sweep/Dither machine will change the supply voltage by triggering the D/A Converter
state machine (trigger dac signal). Some of the outputs of the D/A Converter machine are
connected to the D/A Converter IC (LTC 1329). The D/A Converter state machine will also
trigger the Delay A/D Converter state machine using the trigger-delay signal. This Delay A/D
Converter state machine is simply a delay block. The delay block lets the modified supply
voltage settle before triggering the A/D Converter state machine (Sample signal) to sample the
new current consumption of the transmitter circuit. After sampling the current, the A/D
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Converter machine triggers the Counter state machine, which processes the binary
representation of the current and displays the value on a 4 digit 7 segment LED display.
The Sweep/Dither machine can also trigger the A/D converter machine without going
through the D/A machine (triggerjio).
CLK RESET CLK RESET CLK RESET
trigger sd triggerdac
regulation done sweep/dither max_supply D/A converter
min_supply
triggeri 0
RUNBOOST
-CS
-CLK DAC
-DIN DAC
SHDN
trigger-delay
RESET
CLK +
Input to CPLD
Output from CPLD
- Signal inside CPLD
RESET
CLK
DINADC
RESET
CLK
CLKADC
CONV_OUT
to display unit
Figure 5-7: Overview of State Diagrams
5.2.2.2 Description of the State Machines
The state machines introduced in the previous section (5.2.2.1) are explained in more detail
in this section.
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Control State Machine
reset
after 1s
regulationdone=
after Td delay
Figure 5-8: Control SM
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State Description
Power up The system begins with this state. All blocks are switched on (A/D, D/A,
CPLD and display unit) except for the DC/DC converter (LTC3789). All
counters are reset. If the system reset push button is on at any point in this
state machine, the current state will be updated to Power up state.
Power boost DC/DC converter is powered up.
Regulate This state outputs a signal that triggers the Sweep/Dither State Machine.
When the Sweep/Dither State Machine is done (that is after optimum
regulation point is achieved) , it updates the variable regulationdone from
low to high which in turn causes a transition in the Control State Machine to
the Busy state.
Busy The Control State Machine will stay in this state for Td seconds and go back
to the Regulate state to check for a new optimum point. Td is a pre-
determined delay.
Sweep/Dither State Machine
reset
setup-done =T
after Tj sec c
If dithering up & maxsupply=Tor sweep
,%tdithering down & min supply='1'
max-suPply-_!
Figure 5-9: Sweep/Dither SM
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State Description
ready Sweep/Dither machine begins with this state. trigger-sd is the signal from the
Control State Machine to trigger the Sweep/Dither State Machine.
setup Initial lo and 11 are read.
calculate Slope is calculated depending whether voltage was increased or decreased to
slope read li.The ditheron signal is set to low at the Ready state. Therefore, the first
time the state machine goes through this state, the next state is Sweep. After
the first optimum voltage is achieved, ditheron is set to high. Therefore the
second time onwards, the state machine will go from this state to the Dither
state.
sweep Voltage is increased in pre-determined steps depending on the slope.
max-supply is a signal from the DAC State Machine that lets this Sweep/Dither
State Machine knows whether maximum supply voltage is reached. Sets
regulation variable to high if optimum point is reached. After reaching
regulation, the supply voltage is set to a value little higher than the optimum
D/A Converter State Machine
reset
after 2 clk cycles
reset dac
trigger dac ='1'
after 3 clk cycles
after 4 clk cycles
output din
) after 8 clk cycles
after 20 clk cycles
Figure 5-10: D/A Converter SM
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voltage to account for system random variability and non-idealities. Therefore,
the next state is Trigger D/A converter unless maximum supply voltage is
reached.
dither Voltage is increased or decreased depending on slope. min-supply is a signal
from the DAC that lets the machine know whether minimum supply voltage is
reached. Sets regulation variable to high if optimum point is reached. Again, the
next state is Trigger D/A converter since the supply voltage is modified unless
maxsupply='1' when dithering up or min_supply='1' when dithering down.
trigger d/a Triggers the DAC depending on the voltage step (positive or negative) set by
converter dither or sweep state.
read Isupply After a pre-set delay, reads the new li and updates lo to previous 11
done If regulation is high or maxsupply is high (when increasing voltage) or
control min_supply is high (when decreasing voltage), Sweep/Dither machine sets the
regulationdone signal high indicating to the Control State Machine that
optimum voltage or the supply limit range has been reached.
State Description
reset dac DAC counter is reset. CS pin is set high.
setup Delay block
output din Outputs DIN serially in 8 clock cycles
busy Delay block to satisfy Tcslo timing requirement. CS pin has to be pulled low
for at least Tesio seconds before setting it high in the next state. (Refer to
LTC1329 datasheet)
cs high CS pin has been pulled high for a minimum time before next conversion
wait Ensures previous trigger (trigger dac) to the DAC is low
ready Sweep/Dither State Machine sends the input signal triggerdac to change the
dac counter
Delay AID Converter
trigger delay ='1' or
reset trigger-io = '1'
trigger A/D
Ready converter
sample ='O' sample ='1'
iqaftr sec
Figure 5-11: Delay A/D Converter
State Description
ready Initial state. There are two input signals. trigger-delay is an output from DAC
machine and trigger io is an output from sweep/dither machine.
trigger adc Outputs sample signal for ADC machine
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AID Converter State Machine
after 1 clk cycle
re set
mple =T
read-ready ='1'
after
busy
readready ='1'
readready ='O'
&
after 15 clk cycles
& after
read data
Figure 5-12: A/D Converter SM
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2 clk cycles
State Description
ready Initial state. Input signal sample is the output of the delay ADC state
machine
conversion high CONV pin to ADC is set high
conversion busy CONV pin to ADC is pulled low
read data DOUT pin read serially. ADC outputs data sampled from the previous
conversion. Therefore, CONV pin of the ADC needs to be triggered twice to
read current data. When readready='O', CONV pin is already triggered
once so the next state is set to busy and read-ready is pulled high. During
the second cycle, read_ready is set to low and the next state is set to ready
(after T seconds delay to ensure that the previous sample signal is low)
busy readready is set high the next state is conversion high
The closed loop transmitter board with the OPTR was built and tested (refer to Appendix C
for complete schematic of the board and Appendix B for the code for CPLD). This setup is
discussed in more detail in chapter 6.
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Chapter 6
Results
The closed loop transmitter implemented in chapter 5 was built and tested using the Royer
circuit (described in chapter 3) and the parallel-hysteresis receiver (described in chapter 2). This
section describes the new setup for the closed loop system and discusses the power efficiency
measurements obtained from the new adaptive transmitter. This section also summarizes the
project and presents suggestions for future work.
6.1 Closed Loop Transmitter
DC/Dc current Sense
Converter Amplifier
To
icuit
Royer
cPLD
21 turn
potentiometer
Figure 6-1: Closed Loop Transmitter - OPTR and DC/DC Converter
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Figure 6-1 shows the new board that contains the closed power control circuitry (Optimal
Power Transfer Regulator implemented in chapter 5) and the DC/DC converter (The full
schematic is available in Appendix C). The DC/DC converter used is a Linear Technology buck-
boost converter (LTC3789). The buck-boost and the OPTR module is powered by an external
supply which is set to 1OV. The external power supply is the main and only supply to the
transmitter. The output of the board (labeled to TX circuit Royer in Figure 6-1), which is the
output of the buck-boost converter (LTC3789), is connected to the input supply nodes of the
royer circuit. The current consumption of the royer circuit can be read off from the 4 digit
display (which is in mA).
The Td timer in the simple slope detection algorithm implemented in the CPLD checks for
any changes in secondary load every 2 seconds. The Td delay can be set for longer but in this
implementation is limited by the number of logic cells in CPLD. The range of the voltage sweep
of the transmitter is set from 5 to 20V. The minimum value of the range is 5V because the
current sense amplifier requires at least 4.5V to operate. The voltage step size for the initial
voltage sweep and later dithering is set to 0.5V. The actual supply voltage is set to a 1V more
than the optimum regulation point determined by the algorithm to ensure that any slight
variations in the system does not cause the secondary load to go out of regulation.
sloperef variable in simple slope detection algorithm is programmed through the CPLD
simply by changing code. sloperef can also be programmed by adjusting the 21 turn
potentiometer labeled in Figure 6-1. The output of the potentiometer is sent to an A/D
converter connected to the CPLD.
The schematics for the closed loop transmitter with the receiver circuit (are shown in detail
in Appendix C. The transmitter and receiver coils are positioned as shown in figure 6-2 to keep
the coupling factor constant. Sheets of non-magnetic material are placed between the two
coils to keep the distance in between the coils constant during testing.
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Primary Coil
Secondary Coil
Figure 6-2: Coupling between the Primary and Secondary coils
The detuning-hysteresis (with PWM) receiver board from chapter 2?is used in the setup.
One external power supply (Vref in Figure C-1 in Appendix C) provides the 1V reference voltage
required by the receiver board. Second external supply (Vext in Figure C-1 in Appendix C) powers
the operational amplifier, comparator and buffer stage leading to the gate of the MOSFET that
switches the detuning capacitor. These components are connected to a separate supply in this
setup but can be connected to the rectified output of the receiver. Connecting a separate
supply ensures each individual supply node is free from the switching noise caused by detuning,
which eases testing and debugging this protoype. The function generator (*label) provides the
30 kHz saw-tooth triangle wave to the hysteretic comparator for pulse width modulation.
When the above setup is run, the closed loop transmitter performs the initial voltage sweep
and dithers responding to changes in secondary load. When there is no load at the receiver, the
optimum supply voltage to the Royer circuit is set to the minimum value (5V) because the
calculated slope in the Simple Slope Detection algorithm is less than sloperef. The optimum
supply voltage is set to the maximum value (20V) when the transmitter is unable to provide the
power required by large current loads to stay in regulation. However, when the current load is
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too big (that is for extremely small resistive loads), the output of the receiver is similar to being
shorted to ground. Therefore, the Q of the receiver LC tank is much smaller and the receiver
does not absorb enough power from the transmitter. Hence, if the current load is increased
beyond a maximum value, the transmitter's optimum regulation point dithers around the
minimum supply voltage of 5V instead of the maximum supply value (20V). However, the
system can be calibrated to determine this maximum secondary load level.
6.2 Power Efficiency Comparison
The overall power efficiency (i.e Pout,secondary/Pin,primary) was calculated for different loads
using the setup described in the previous section. The data from the closed loop system was
plotted against data from the open loop system in Figure 6-3 and Figure 6-4. Data for the open
loop system was obtained by setting the supply voltage of the primary (which is the output of
buck-boost) to the maximum voltage (20V). The secondary regulation voltage was at 11.5V.
Overall Power Efficiency vs Secondary Load
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Figure 6-3: Overall Power Efficiency vs Secondary Load
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As seen in Figure 6-3, both open and closed loop transmitter systems have an overall
efficiency of 0% when there is no load at the receiver. When the receiver load current is
increased, eventually the two curves converge. The area enclosed between the two curves
shows the improvement in power efficiency obtained with the closed loop transmitter by
operating at the optimum regulation point.
Figure 6-4 shows the power output of the primary for different receiver loads. Again, the
two curves will converge for higher current loads. The area in between the two plots
corresponds to the power wasted by running the transmitter open loop.
Power Output of the Primary vs Secondary Load
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Figure 6-4: Power Output of the Primary vs. Secondary Load
From these results, it is evident that the closed loop system yields a significant reduction in
power loses in comparison to the open loop system by adapting to the power requirements of
the secondary. Hence, the overall power efficiency has improved across the entire range of
power delivered to the secondary.
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6.3 Summary
When the power delivered by primary is fixed (the system is running open loop) standby
loses in the system degrade the power efficiency. The primary needs to continuously adjust the
power delivery to match the requirements of the secondary to minimize standby loses. For this,
implementation of a feedback mechanism between the secondary and primary is inevitable.
The objective of this thesis was to improve the power efficiency of a wireless energy system
using feedback.
The existing feedback mechanisms use direct feedback from the secondary to control the
power delivered by the primary circuit. This thesis presented a novel feedback method to
improve the system performance. The method implemented in this thesis does not require any
direct feedback signal from the secondary. The feasibility of this indirect feedback was tested
by building a wireless power transfer system with the transmitter circuit from chapter 3
modified to include an additional unit called the Optimal Power Transfer Regulator (OPTR).
OPTR, implemented in chapter 5, contains the circuitry and the algorithm for the indirect
feedback mechanism. The results obtained from the new closed loop system demonstrate that
the novel indirect feedback method significantly improves power efficiency in comparison to
the open loop system.
6.4 Future Work
Some further work can be done to increase the power efficiency of the current setup. If the
current secondary circuit (parallel-hysteresis receiver) is replaced by the receiver with a buck
converter (see section 2.2), the power efficiency can be increased. The buck converter is more
efficient at regulating the secondary load compared the tuning controller: a significant amount
of power is dissipated in the ESR of the detuning capacitor when the detuning MOSFET is
switched on.
90
The Simple Slope Detection algorithm introduced in this thesis is the most basic algorithm
to implement the indirect feedback method. The algorithm can be improved to reach the
optimal regulation point faster using binary search instead of sweeping the supply voltage
stepwise. In the current setup, the reference gradient (sloperef) is set by the user either by
directly programming the CPLD or using the potentiometer to program the CPLD. This step
requires user calibration that is different for different systems. An autonomous reference slope
detection algorithm can be included to implement a more robust transmitter.
If any metal object is placed in the transmitting coil's magnetic field, power will be wasted
due to the dissipation in metal and can lead to overheating. By incorporating metal object
detection and temperature protection features, the current system can be improved to operate
more safely and reliably.
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Appendix A
Test Setup for Open Loop System
Figure A-1 show the schematic of the overall setup of the transmitter circuit (Royer) coupled
to the receiver circuit (hysteretic tuning controller with PWM) which was used to measure the
open loop power efficiencies shown in figure 4-1 (chapter 4). Vdc which is the supply voltage to
the Royer was fixed at 20V. As seen in figure A-2, the coupling between the primary and
secondary coils was fixed by keeping the position constant. The coupling factor is approximately
0.3.
The same setup was used to obtain data for figure 4-10 (chapter 4). The primary supply
voltage, which is the DC source Vdc in the schematic, was increased from 0 to about 15V. The
corresponding current from Vdc supply was measured.
1 1: 0.02
VocO-t-u-V-l-ag
D, output Voltage
50kO
30 kHz
Figure A-1: Full schematic of the test setup
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Primary Circuit Primary LC tank capacitor
(Royer) Ct-tx Primary CoilLt-tx Receiver circuit with
hysteretic tuning controller (& PWM)
Secondary Coil
Lt-rx
Figure A-2: Picture of the setup
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Appendix B
State Machines: VHDL Code For CPLD
The VHDL code for the state machines described in chapter 5 is presented in this section.
Name of state machine in chapter 5 Name in the code file
control newbrain
sweep/dither sweep dither2
D/A converter daccounter
delay A/D converter delay adc2
A/D converter adcconv2
Code files counter, counter-top and displaydrive3 are used to display the primary supply
current on the 7 segment LED display and are not described in chapter 5. sweep_dither top
combines all the state machines and display driver code.
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I library IEEE;
2 use IEEE.STDLOGIC_1164 .ALL;
3 use IEEE.STD LOGIC ARITH .ALL;
4 use IEEE. STDLOGICUNSIGNED .ALL ;
5
6 entity sweepdither_top is
7 Port { reset: in std logic
B run boost : out std logic;
9 din dac : out std logic;
10 clkdac : out stdlogic;
1: esout : out stdlogicT
12 shdn : out td logic;
13 dinadc : in stdlogic;
14 conv adc : out std logic;
15 clkadc : out stdlogic;
16 led out : out STD LOGIC VECTOR 16 downto 0;
17 leddotout : out stdlogic;
1B anlout : out STOLOGIC;
19 an2 out : out STO LOGIC;
20 an3 out : out STD LOGIC;
21 an4_out : out std_logic
22
23 end sweep_dither_top;
24
25 architecture Behavioral of sweep dither top is
26
27 signal int_clk : std_logic;
2B
29 signal trigger dac : std logic;
J0 signal sign in : std logic;
31 signal delta in : std logic vector (7 downto O):=00000000"
32
33 signal trigger_iO : std-logic:='c';
34
35 signal regtrigger : std_logic:='0';
36
37 signal regdone : std logic :='0'
31
39 signal maxsupply : stdlogic :='0';
40 signal min_supply : std logic :='0';
41
42 signal trigger adc : std logic :='C';
43 signal dout_out : std logicvector (11 downto C) :="0O000O00000";
44
45 signal trigcount : std logic :=' ';
46
47 signal clko : std logic;
48 signal clki : std_logic;
49 signal clk2 : stdlogic;
50 signal clk3 : atdlogic;
51
52 signal do out : std logic vector 13 downto 0);
53 signal di out : std logic vector 13 downto 0);
54 signal d2_out : atdlogicvector 13 downto 0);
55 signal d3out : stdlogicvector {3 downto 0,k;
56
57 component int_osc 
-- internal 5M~z clock
56 PORT (oscena : IN STD LOGIC
59 osc : OUT STDLOGIC
60 );
61 end component;
62
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component newbrain
Port ( CLK : in std logic;
RESET: in std logic
DONEREG : IN STD LOGIC;
TRIGREG : out std_logic;
RUN OUT STD LOGIC
-- 5MHz clock
-- reset any counters
- - run pin to boost
end component;
63
64
65
66
67
6
69
70
71
72
73
74
75
76
77
79
79
s0
a1
92
93
94
95
86
97
a9
99
90
91
92
93
94
95
96
97
98
99
100
101
I02
103
104
105
106
107
109
109
110
111
112
113
114
115
116
117
119
119
120
121
-- 5MGz clcck
t12 downto 0);
TRIG ADC : OUT STD LOGIC;
DONE OUT STDLOGIC;
DEL OUT STD_LOGICVECTOR (7 downto 01
SIGN OUT STDLOGIC
' - + '. - -
-- output from a/d after changing
-- trigger dac to sweep supply
-- done aignal to brain
- input to dac
- increment/decrement dac counter
end component ;
comnonent dac counter
Port CLK IN : in STD LOGIC;
RESET in STDLOGIC;
PRI : IN STDLOGIC;
UP DOWN : IN STDLOGIC;
DELTA: IN STD LOGIC VECTOR 17 DOWNTO 01;
SUPPLY MIN : OUT STD LOGIC;
SUPPLYMAX : OUT STDLOGIC;
CS : OUT STDLOGIC;
CLK DAC : OUT STD LOGIC;
DIN : out STD LOGIC;
SHDN OUT STDEDGIC
,I;
end conponent;
component delay adc2
Port ( CLK : in std_logic;
RESET: in id Ilogic
TRIG DELAY : in atd logic;
TRIG ID : in std logic;
TRIG_ADC : out std_logic
) ;
end component;
component adc conv2
Port RESET : in STDLOGIC;
SAMPLE IN STDLOGIC;
CLK IN: IN STD LOGIC;
CLK OUT : OUT STD LOGIC;
CONV_OUT : OUT STDLOGIC;
DIN : IN STDLOGIC;
DOUT : OUT SDLOGICVECTOR (11 DOWNTO 0);
TRIG COUNTER : OUT STD LCGIC
1;
end component;
-- increase or decrease dac counter
-- change in count
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component sweep dither2
Port CL: in std logic;
RESET: in std logic
TRIGDITHER in std_logic;
SUPPLYMAX : IN STDLOGIC ;
SUPPLY MIN IN STD LOGIC;
ADC DIN : IN STD LOGIC VECTOR
the supply voltage
TRIG DAC out std logic;
voltage
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
146
149
150
151
152
153
154
15S
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
a/d after changing the supply voltage
to sweep supply voltage
TRIGDAC => trigger-dac,
TRIGADC => triggeriO,
DONE => reg-done,
component countertop - -
Port ( CLKIN : in STDLOGIC ;
RESET in STDLOGIC;
TRIGIN : IN STDLOGIC;
DIN : IN STDLOGICVECTOR (11 DOWNTO 0);
DO out STDLOGICVECTOR (3 downto 0);
CLKOUT : out STDLOGIC
end component;
component counter
Port ( CLKIN in STDLOGIC;
RESET in STDLOGIC;
RESETCOUNT : IN STDLOGIC;
DO : out STDLOGICVECTOR (3 downto 0);
CLKOUT : out STDLOGIC
);
end component;
component display drive3 is
Port ( DO : in STDLOGICVECTOR (3 downto 0) ;
DI : in STDLOGICVECTOR (3 downto 0) ;
D2 : in STDLOGIC_VECTOR (3 downto O) ;
D3 : in STDLOGICVECTOR (3 downto 0);
CLKIN : in STDLOGIC;
LED: out STDLOGICVECTOR (6 downto O);
LEDdot: out STDLOGIC;
AN1: out STDLOGIC;
AN2: out STDLOGIC;
AN3: out STDLOGIC;
AN4: out STDLOGIC);
end component;
begin
int_osc_inst : int_osc PORT MAP (oscena => reset,
osc => int_clk
newbraininst : newbrain PORT MAP ( CLK => int_clk,
RESET => reset,
counters
DONEREG => regdone,
TRIGREG => regtrigger,
RUN => runboost
boost
sweepdither2_inst : sweep dither2 PORT MAP ( CLK => int_clk,
RESET => reset,
TRIGDITHER => reg-trigger,
SUPPLYMAX => max-supply,
SUPPLY_MIN => min-supply,
ADC_DIN => dout out,
-- run pin to
-- 5MHz clock
-- output from
-- trigger dac
-- done signal
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-- SM1z clock
-- reset any
to brain
DEL => deltain,
input to dac
SIGN => signin
increment/decrement dac counter '0' = + '1' = -
daccounterinst : daccounter PORT MAP
decrease dac counter
CLKIN => int_clk,
RESET => reset,
PEl => trigger dac,
UPDOWN => signin,
DELTA => delta-in,
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
count
SUPPLYMIN => min supply,
SUPPLYMAX => max-supply,
CS => cs out,
CLKDAC => clk_dac,
DIN => dindac,
SHDN => shdn
delayadc2_inst delayadc2 PORT MAP ( CLK => int clk,
RESET => reset,
TRIGDELAY => trigger dac,
TRIG_10 => trigger_iG,
TRIGADC => trigger adc
adcconv2_inst : adcconv2 PORT M
counter topinst : countertop PO
counterl inst : counter PORT MAP
counter2_inst : counter PORT MAP
AP (RESET =>reset,
SAMPLE => triggeradc,
CLKIN =>int clk,
CLK_OUT =>clkadc,
CONVOUT =>convadc,
DIN =>din_adc,
DOUT => doutout,
TRIGCOUNTER => trig-count
RT MAP( CLKIN => int_clk,
RESET => reset,
TRIGIN => trigcount,
DIN => dout out,
DO => dO out,
CLKOUT => clkO
(CLKIN => clkO,
RESET => reset,
RESETCOUNT => trigcount,
DO => dlout,
CLKOUT => clkl
(CLKIN => clkl,
RESET => reset,
RESET COUNT => trig-count,
DO => d2_out,
CLKOUT => clk2
counter3_inst : counter PORT MAP (CLKIN => clk2,
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-- increase or
-- change in
237 RESET => reset,
238 RESETCOUNT => trigcount,
239 DO => d3_out,
240 CLKOUT => clk3
241
242
243 displaydrive3_int: display_drive3 PORT MAP ( DO => dOout,
244 Dl => dlout,
245 D2 => d2_out,
246 D3 => d3_out,
247 CLKIN => int_clk,
248 LED => led-out,
249 LEDdot=> leddotout ,
250 AN1 => anlout,
251 AN2 => an2_out,
252 AN3 => an3_out,
253 AN4 => an4_out);
254
255 end Behavioral;
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1 library IEEE;
2 use IEEE STDLOGIC_1164 .ALL;
3 use IEEE. STDLOGICARITH .ALL;
4 use IEEE. STDLOGICUNSIGNED .ALL;
5
6 entity newbrain is
7 Port ( CLK : in std logic; -- 5MHz clock
8 RESET: in std logic ; -- reset any counters
9 DONEREG IN STDLOGIC;
10 TRIGREG : out std logic;
11 RUN : OUT STDLOGIC -- run pin to boost
12 Jr
13 end newbrain;
14
15 architecture Behavioral of newbrain is
16
17 type brain-machine is (powerup,
18 resetsys,
19 powerboost,
20 regulate,
21 busy
22 )
23
24 signal state: brainmachine:= power_up;
25 attribute fermencoding: string;
26 attribute fai_encoding of state: signal is "compact"; -- This tells XST to use binary
encoding
27
28 signal delaycount : integer range 0 to 50000000:=0;
29
30 signal trigger : std logic :='0';
31
32 signal booston std logic :='0'; -- Boost - no power
33 signal runboost : stdlogic :='0'; -- run pin to Boost - no power
34
35 begin
36 process (CLK, RESET, DONEREG)
37 begin
38
39 if (RESET ='0') then
40 delay count <=0;
41 trigger<='0';
42 state<= power-up;
43 boost-on <='O';
44 run-boost <='U';
45
46 elsif (CLK ='I' and CLK'event) then
47 case state is
48 when powerup =>
49 if (delay-count = 5000000) then -- everyone powers up except buck-boost 1
seC
50 state <= resetsys;
51 delay_count <=0;
52 boost-on <='O';
53 else
54 state <= power-up;
55 runboost <= '0 ';
56 delay_count <= delaycount +1;
57 end if;
58
59 when reset_sys =>
60 if (boost-on ='0') then
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61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
when busy =>
for changes in load)
if (delay-count =50000000)
state <= regulate;
delay-count <=0;
else
then
--buck-boost powers up
--Td counter (every 10s, system checks
state <= busy;
delaycount <= delaycount +1;
end if;
end case;
end if;
end process;
TRIGREG <= trigger;
RUN <=run_boost;
end Behavioral;
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state <= power-boost;
else
state <= regulate;
end if;
when power boost =>
if (delay_count = 5000000) then
state <= regulate;
delaycount <=0;
booston <='1';
else
state <= powerboost;
runboost <='1';
delaycount <= delaycount +1;
end if;
when regulate =>
if (delaycount = 0) then
trigger <='1';
delay_count <= delaycount +1;
elsif (delaycount = 3) then
if (DONE REG ='l') then
state <= busy;
delay-count <=0;
else
trigger <='0';
state <=regulate;
end if;
else
delaycount <= delaycount +1;
end if;
1 library IEEE;
2 use IEEE.STDLOGIC_1164 .ALL;
3 use IEEE STDLOGICARITH .ALL;
4 use IEEE .STDLOGICUNSIGNED ALL;
5
6 entity sweep dither2 is
7 Port ( CLK : in std logic; -- 5MHz clock
8 RESET: in std logic
9 TRIGDITHER : in std logic;
10 SUPPLYMAX IN STDLOGIC;
11 SUPPLYMIN IN STDLOGIC;
12 ADCDIN : IN STD_LOGICVECTOR (11 downto 0); -- output from a/d after changing
the supply voltage
13 TRIGDAC : out stdlogic; trigger dac to sweep supply voltage
14 TRIGADC: OUT STDLOGIC;
15 DONE : OUT STDLOGIC; -- done signal to brain
16 DEL : OUT STDLOGICVECTOR (7 downto 0); -- input to dac
17 SIGN : OUT STDLOGIC -- increment/decrement dac counter '' = + ' =
18
19 end sweep_dither2;
20
21 architecture Behavioral of sweep dither2 is
22
23 type dither machine is (ready,
24 readinitialiO,
25 setup,
26 triggerdac,
27 calc_slope,
28 select coUp slope,
29 compslopesweep,
30 comp-slope dither,
31 readiout,
32 done brain
33 )
34
35 signal state: dithermachine:= ready;
36 attribute Eamrencoding: string;
37 attribute Eam_encoding of state: signal is "compact"; -- This tells XST to use binary
encoding
38
39 --delay variables
40 signal delaycount : integer range 0 to 4500005:=0;
41
42 --slope detection etc.
43 signal imsb : std logic vector (11 downto 0) :="000000000000"
44 signal ilmob : stdlogicvector (11 downto 0) :="000000000000" ; -- latest current value read
45 signal slopecurrent : std_logic vector (11 downto 0) := "000000000000" ;
46 signal prev slope : stdlogic_vector (1 downto 0) :="00"; -- "00" = first slope
measurement, "01' - current_slope > ref, "10" - currrent_slope <_ref
47 constant iref : std logic vector (11 downto 0) := "000000111100" ; -- **" come
back here
48
49 -- inputs to dac
50 signal delta : std logic vector (7 downto 0) := "00000101"; -- delta change in dac output
current (for voltage step sizes)
51 signal dac sign : std logic :='0'; -- '0' = increment, '1' decrement
52
53 --output signals
54 signal regulation : stdlogic :='0';
55 signal setupdone : stdlogic :='';
56 signal brain-done : std logic :='0';
102
57 signal trigger : std logic :='0';
58 signal trigger adc: std logic := ' 0'
59 signal dither_on : std logic :='0'
60
61 begin
62
63 process (CLK, RESET, TRIGDITHER, ADCDIN, SUPPLYMAX, SUPPLYMINI
64 begin
65
66 if (RESET ='0') then
67 delay count <=0
68 trigger <= '0'
69 braindone <='O'
70 state<= ready;
71 setup done <='0'
72 regulation <='0';
73 ditheron <='0';
74 trigger adc <='0';
75
76 elsif (CLK =1' and CLK'event) then
77 case state is
78 when ready =
79 if (TRIGDITHER ='l') then
80 state <= read initial_iO;
81 delaycount <=0;
82 setup done <='0';
83 prev slope <="O0";
84 iG_msb <= "000000000000"
85 il msb <= "000000000000";
86 else
87 state <= ready;
88 end if;
89
90 when read initial iO =>
91 if (delaycount =0) then
92 triggeradc <= '1';
93 state <= read initial i0;
94 delaycount <= delaycount +1;
95 elsif (delaycount =2) then
96 triggeradc<='0';
97 delaycount <= delaycount +1;
98 elsif (delay-count =500000) then
99 delaycount <=0;
100 state<= setup;
101 iGO -sb <=ADCDIN;
102 else
103 delaycount <= delaycount +1;
104 end if;
105
106 when setup =>
107 if (delay-count =4500000) then -- after --a read iout
108 delay count <= 0;
109 if (setup-done = '0') then
110 state <= trigger dac;
111 if (ditheron ='0') then
112 dac sign <='0'
113 else
114 if (SUPPLYMIN ='l') then
115 dacsign <=0';
116 else
117 dac sign <='1'; -- step down the supply voltage
-- *** change dac sign depending on dithering or sweeping
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124
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127
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129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
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170
171
172
173
174
175
176
177
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-- by 0.5V **** came back here
end if;
end if ;
delta <= "00000101";
else
il_mob <= ADCDIN;
state <=calc slope;
end if;
else
delay_count <= delaycount +1;
end if;
when calcslope =.
state <= select_campslope;
if (dac_s ign ='0') then
if (ilmsb>i0_msb) then
slopecurrent <= ilmb-iOmab;
else
slope current <= "000000000000";
end if;
else
if (ilmsb>iGmsb) then
slopecurrent <= "000000000000";
else
slopecurrent <= iO_msb-ilmsb;
end if;
end if;
when select comp_slope =>
if (ditheron ='0') then
state <= comp_slopesweep;
else
state <= comp slope dither;
end if;
when comp_slopesweep =>
if (SUPPLYMAX ='l') then
regulation <=' 0 ' ;
state <= donebrain;
delaycount <=0;
else
state<=triggerdac;
delaycount <=0;
dacsign <='0';
delta <= "00000101";
if (slopecurrent <iref) then
regulation <= 1';
end if;
end if;
when comp slope dither =>
if (prevyslope ="00") then
slopes to determine current position
if (slopecurrent > iref) then
if (SUPPLYMAX ='l') then
regulation <='0'
state <= donebrain;
delaycount <=0;
else
state <= trigger dac;
prevslope <= "01";
dac sign <= '0';
delta <= "00000101";
-- for dithering. need to two
-- by 0.5V **** come back here
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--calculating the slope
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
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203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
end if;
else
state <= triggerdac;
prev slope <="10";
dacsign <= '1'
delta <= "00000101";
end if;
else
if (dac sign ='0') then
if (slope current > iref) then
if (SUPPLYMAX ='l') then
regulation <= '0';
state <= donebrain;
delay count <=0;
else
state<= trigger dac;
prev slope <= "01";
dac sign <=''
delta <="00000101";
end if;
else
if (islopecurrent < iref) AND (prevslope ="01"11 then
if (SUPPLY MAX ='l') then
state<=donebrain;
regulation <='0';
delaycount <=0;
else
state <=trigger-dac;
delta <="00000101";
dac sign <='0';
regulation <='l';
end if;
end if;
end if;
else
if (slopecurrent <iref) then
if (SUPPLYMIN ='l') then
state <= donebrain;
regulation <= '0';
delay-count <=0;
else
state <=trigger-dac;
dac-sign <='1';
del aycount <=0 ;
delta <= "00000101";
prev slope <= "10";
end if;
else
state <= trigger dac;
if ((slopecurrent > iref) ) then
if (prevyslope ="10") then
regulation <='l';
dac sign <='O';
delta <= "00001111";
else
dac sign <=0';
delta <="00000101";
end if;
end if;
end if;
end if;
end if;
-- by 0.5V **** come back here
-- by 1.5V **** come back here
-- at max supply
105
-- by -0.5V **** came back here
-- to set off the done brain signal
-- sweep/dither up
when trigger_dac =>
if (delay_count =0) then
trigger <='I';
delaycount <= delaycount +1;
elsif (delaycount = 2) then
trigger <=0';
delaycount <= 0;
if (setup done ='0') then
next il
state <= setup;
setup-done <='1';
elsif (regulation ='l') then
241
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278
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increased by pre-determined delV to ensure regulation
state <= donebrain;
regulation <='O'
ditheron <='';
else
state <= readiout;
end if;
else
delaycount <= delaycount +1;
end if;
when read iout =>
if (delaycount =4500000) then
delay_count <= 0;
imsb <= il_msb;
il_msb <= ADC_DIN;
state <= calcslope;
else
delaycount <= delaycount +1;
end if;
when donebrain => -- tells the brain the voltage sweep is
done and at optimum point (that is at pre-programed iref)
if (delaycount = 2) then
delay_count <=0; -- brain-done signal high only for 3 clk
cycles
state <= ready;
braindone <= '0';
else
state <= donebrain;
braindone <=1';
dither-on <='l';
delaycount <= delaycount +1;
end if;
end case;
end if;
end process;
TRIGDAC <= trigger;
TRIGADC <= trigger_adc;
DONE <= braindone;
SIGN <= dacsign;
DEL <= delta;
end Behavioral;
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-- trigger dac signal high only for 3 clk cycles
still in setup process. iO initialized.
-- load in regulation. supply voltage is
1 library IEEE;
2 use IEEE STDLOGIC1164 .ALL;
3 use IEEE.STDLOGICARITH ALL;
4 use IEEE .STOLOGICUNSIGNED .ALL;
5
6 entity daccounter is
7 Port ( CLKIN : in STDLOGIC;
a RESET : in STD LOGIC;
9 PBl : IN STDLOGIC;
10 UPDOWN : IN STDLOGIC; 
-- increase or decrease dac counter
11 DELTA: IN STDLOGICVECTOR (7 DOWNTO 0); -- change in count
12 SUPPLYMIN : OUT STDLOGIC;
13 SUPPLYMAX : OUT STDLOGIC;
14 CS : Ou STDLOGIC;
15 CLKDAC : OUT STDLOGIC;
16 DIN : out STDLOGIC;
17 SEDN OUT STDLOGIC
18 }
19 end daccounter;
20
21 architecture Behavioral of daccounter is
22
23 type dac machine is (resetdac,
24 ready,
25 setup,
26 read-din,
27 busy,
28 eshigh,
29 waitdac
30
31
32 signal state: dacmachine:= resetdac;
33 attribute fam_encoding: string;
34 attribute fam_encoding of state: signal is "compact"; -- This tells XST to use binary
encoding
35
36 signal count: stdlogic vector (7 downto 0) := "10100001"; -- 161
37 constant countref: std logicvector (7 downto 0):= "10100001"; --161
38 signal min : stdlogic :=0';
39 signal max : stdlogic :='O';
40
41 signal clkout: std logic :='0';
42 signal cs-out : stdlogic :='';
43 signal dinout : std logic := '0';
44
45 signal delaycount : integer range 0 to 6 :=0;
46 signal clk cyc : integer range 0 to 8 :=0;
47 signal busy-count : integer range 0 to 50 :=0;
48 signal Teks : integer range 0 to 2:=0;
49
50
51 begin
52
53 process (CLKIN, RESET, PBl, DELTA, UPDOWN)
54
55 begin
56 if (RESET='0') then
57 state <= reset_dac;
58 es_out <= '1';
59 busy-count <=0;
60 clkout <= '0';
61 Tcks <=0;
107
62
63 elsif (CLKIN='l' and CLKIN'event) then -- optimized for 5MHz clock
64 case state is
65
66 when resetdac =>
67 if (Tcks = 2) then
68 Tcks <=0;
69 state <= setup;
70 count <= countref;
71 busycount <= busycount +1; -- (start counting Tcalo)
72 cs_out <= '0'; -- in 3 wire mode
73 delay-count <= 0;
74 else
75 state <= resetdac;
76 Tcks <= Tcks +1;
77 end if;
78
79 when ready =>
80 if (PBi = '1') then
81 if (UPDOWN ='0') then -- increase supply voltage => decrease counter
82 if (count > DELTA) then
83 count <= count-DELTA;
84 max<='0';
85 else
86 count <="00000000" ; -- supply voltage is at maximum
87 max <='l';
88 end if;
89 else -- decrease supply voltage => increase counter
90 if ((countref-count) > DELTA) then
91 count <= count+DELTA;
92 min<='0'
93 else
94 count <= countref; -- supply voltage is at minimum
95 min <='1'
96 end if;
97 end if;
98 busycount <= busycount +1; -- (start counting Tcslo)
99 cs_out <= '0' ; -- in 3 wire mode
100 state <= setup;
101 delaycount <= 0;
102 else
103 csout <= '1'
104 state <= ready;
105 end if;
106
107 when setup =>
108 if (delaycount = 3) then
109 state <= readdin;
110 delay-count <= 0;
111 clk cyc <= 0;
112 else
113 delaycount <= delaycount + 1;
114 end if;
115 busycount <= busycount +1;
116
117 when read-din =>
118 if (clk cyc =8) then -- done reading din
119 state <=busy;
120 clk_cyc <= 0;
121 clkout <='0';
122 else
123 state <= read-din;
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126
127
128
129
130
131
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133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
sending D7 to DO
when busy =>
if (busycount =50) then -- end Tcslo and din shifted to dac register
state <= cs-high;
busy count <=0;
cs_out <= '1';
else
busycount <= busycount +1;
state <= busy;
end if;
when cs_high => -- Tcshi time
if (delaycount = 3) then
delaycount <=0;
state <= wait dac;
else
delaycount <= delaycount +1;
end if;
when waitdac =>
if (PB1 ='0') then -- wait till the previous trigger is dead
state <=ready;
else
state <= wait dac;
end if;
end case;
end if;
end process;
DIN <= dinout;
CLKDAC <= clkout;
CS <= cs_out;
SHDN <= '1';
SUPPLYMIN <= min;
SUPPLYMAX <= max;
end Behavioral;
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if (delaycount = 0) then
dinout <= count(7-clk_cyc); --
delaycount <= delaycount +1;
elsif (delay_count = 2) then
clk_out <='1'
delaycount <= delay count +1;
elsif (delay_count =4 ) then
clk out <= '0'
delaycount <= delay count +1;
elsif (delay_count =6) then
delay-count <= 0;
clk cyc <= clk-cyc +1;
else
delaycount <= delaycount+1;
end if;
end if;
busycount <= busy_count +1;
1 library IEEE;
2 use IEEE .STDLOGIC_1164 .ALL;
3 use IEEE STD_LOGICARITH .ALL;
4 use IEEE . STD_LOGICUNSIGNED .ALL;
5
6 entity delayadc2 is
7 Port ( CLK : in std logic; -- 5MHz clock
8 RESET: in stdlogic
9 TRIGDELAY : in stdlogic; -- only high for 3 clk cycles
10 TRIG_10: IN STDLOGIC;
11 TRIG_ADC : out std logic
12 }r
13 end delayadc2;
14
15 architecture Behavioral of delay adc2 is
16
17 type delayjmachine is (ready,
18 trigger-high
19
20
21 signal state: delaymachine:= ready;
22 attribute famencoding: string;
23 attribute famencoding of state: signal is "compact"; -- This tells XST to use binary
encoding
24
25 signal delaycount : integer range 0 to 3750005 :=0;
26 signal trigger : std logic :='0';
27
28 begin
29 process (CLK, RESET, TRIGDELAY, TRIGIO)
30 begin
31
32 if (RESET ='0') then
33 delay count <=0;
34 trigger <='0';
35 state<= ready;
36
37 elsif (CLK ='l' and CLK'event) then
38 case state is
39 when ready =>
40 if (TRIG_I ='l') then
41 state <= trigger high;
42 delaycount <=3750000;
43 elsif (TRIGDELAY ='l') then
44 state <= trigger-high;
45 delay_count <=0;
46 else
47 state <= ready;
48 end if;
49 when triggerhigh =>
50 if (delaycount = 3750000) then -- 0.5 seconds settling time for system
51 trigger <='l';
52 delay_count <= delaycount +1;
53 elsif (delaycount =3750003) then
54 state <= ready;
55 trigger <=0';
56 delaycount <=0;
57 else
58 trigger <='0';
59 delaycount <= delaycount +1;
60 end if;
61 end case;
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62 end if;
63
64 end process;
65
66 TRIGADC .= trigger;
67
68 end Behavioral;
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1 LIBRARY ieee ;
2 USE ieee.std_logic_1164 .all
3 USE ieee.std_logic unsigned -all
4 use IEEE.std_logicarith.all;
5
6 entity adcconv2 is
7 Port ( RESET in STDLOGIC;
8 SAMPLE : IN STDLOGIC;
9 CLKIN: IN STDLOGIC;
10 CLKOUT OUT STDLOGIC;
11 CONVOUT : OUT STDLOGIC;
12 DIN IN STDLOGIC;
13 DOUT : OUT STDLOGICVECTOR (11 DOWNTO 0);
14 TRIGCOUNTER : OUT STDLOGIC
15 }
16 end adcconv2;
17
18 architecture Behavioral of adcconv2 is
19
20 type convmachine is (ready,
21 convhigh,
22 conv_busy,
23 readdata,
24 busy,
25 trigger_counter
26
27
28 signal state: convrmachine:= ready;
29 attribute famencoding: string;
30 attribute far_encoding of state: signal is "compact"; -- This tells XST to use binary
encoding
31
32 signal hold : std logic := '0';
33 signal countcyc : integer range 0 to 21 :=0 ;-- finish the code here
34 type DrefTable is array (integer range 0 to 11) of std logic;
35 signal Dref : DrefTable:= ( 0 => '0',
36 1 => '0',
37 2 => '0',
38 3 => '0',
39 4 => '0',
40 5 => '0',
41 6 => '0',
42 7 => '0',
43 8 => '0',
44 9 => '0',
45 10 => '0',
46 11=> '0'
47
4B
49 signal DrefPtr : integer range 0 to 12:= 0;
50 signal doutbin : std logicvector (11 downto 0) :="000000000000"
51 signal trigger : std logic :='0';
52 signal read ready : stdlogic :='0';
53 signal delaycount : integer range 0 to 6:=0;
54
55 begin
56
57 process(RESET, SAMPLE, CLKIN, DIN)
58 begin
59 if (RESET='0') then
60 hold <= '0';
61 state <= ready;
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62 countcyc <= 0;
63 delay-count <=0;
64 DrefPtr <= 0;
65 doutbin <="000000000000"
66 trigger <='0'
67 readready <='0'
68
69 elsif (CLK IN = '1' and CLKIN'event) then
70 case state is
71 when ready =>
72 if (SAMPLE = '1') then
73 state <= conv high;
74 count cyc <= 0;
75 else
76 state <= ready;
77 end if;
78 when conv high =>
79 countcyc <= countcyc +1; -- 1st CLK cycle
80 hold <= '1'
81 state <= convbusy;
82 when conv busy =>
83 if (count cyc =3 ) then -- 3rd CLK cycle
84 state <=readdata;
85 hold <='0'
86 count cyc <= count cyc +1;
87 DrefPtr <= 0;
88 else
89 countcyc <= count_cyc+1; -- 1st CLK cycle
90 end if;
91 when readdata => -- 4th cycle start reading data
92 if (count-cyc = 15) then
93 state<= readdata;
94 countcyc<= countcyc+1;
95 DrefPtr <=0;
96 doutbin <= Dref(0)&Dref(1)&Dref(2)&Dref(3)&Dref(41}&Dref(51&&Dref(f61&Dref(7)&Dref
(81 &Dref(9}&Dref(10)&Dref(ll);
97 elsif countcyc = 20) then
98 state <= busy;
99 count cyc<=0;
100 else
101 state <= readdata;
102 Dref(DrefPtr) <= DIN;
103 DrefPtr <= DrefPtr +1;
104 count cyc <= countcyc +1;
105 end if;
106 when busy =>
107 if (SAMPLE ='I') then
108 state <= busy;
109 else
110 if (read-ready ='0') then
111 readready < ='I1';
112 state <= convhigh;
113 delaycount <=0; --- send trigger signal to the counter module
114 else -- to start converting binary dout to 4 digits to
be displayed on LCD
115 readready <= '0'; --waiting for conversion to finish up
116 state<= trigger-counter;
117 end if;
118 end if;
119 when trigger counter =>
120 if (delay-count = 5) then
121 state <= ready;
113
122 trigger <=0''
123 delaycount <=0;
124 else
125 delaycount <= delaycount +1;
126 trigger <='l';
127 state<=trigger_counter;
128 end if;
129 end case;
130 end if;
131 end process;
132
133 CLKOUT<= CLKIN;
134 CONVOUT <= hold;
135 DOUT <= dout_bin;
136 TRIGCOUNTER <= trigger;
137
138 end Behavioral;
139
140
114
1 library IEEE;
2 use IEEE.STDLOGIC1164 .ALL;
3 use IEEE STD_LOGICARITH .ALL;
4 use IEEE. STDLOGIC_UNSIGNED .ALL;
5
6 entity counter is
7 Port ( CLKIN : in STDLOGIC;
8 RESET : in STD LOGIC;
9 RESETCOUNT : IN STDLOGIC;
10 DO : out STDLOGICVECTOR (3 downto 0);
11 CLKOUT : out STDLOGIC
12 1;
13 end counter;
14
15 architecture Behavioral of counter is
16
17 signal count: std logicvector (3 downto 0);
18 signal clknext: std logic :='O';
19
20 begin
21
22 process (CLKIN, RESET, RESETCOUNT)
23 begin
24 if (RESET = '0') then
25 count <="0000"
26 clknext <='O'
27 elsif (RESETCOUNT ='l') then
28 count<="0000";
29 elsif (CLK IN = '1' and CLK IN'event) then
30 if (count = "1001") then
31 count <= "0000";
32 clk next <='1';
33 else
34 count <= count +1;
35 clknext <=0';
36 end if;
37 end if;
38 end process;
39
40 DO <= count;
41 CLK_OUT <=clknext;
42
43 end Behavioral;
44
45
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1 library IEEE;
2 use IEEE. STDLOGIC_1164 ALL;
3 use IEEE. STDLOGICARITH .ALL,-
4 use IEEE. STDLOGICUNSIGNED .ALL;
5
6 entity countertop is
7 Port ( CLKIN : in STDLOGIC;
8 RESET : in STDLOGIC;
9 TRIGIN : IN STDLOGIC;
10 DIN : IN STDLOGICVECTOR (11 DOWNTO 0);
11 DO : out STDLOGICVECTOR (3 downto 0);
12 CLKGUT : out STDLOGIC
13 )
14 end counter-top;
15
16 architecture Behavioral of countertop is
17
18 type countermachine is (counting,
19 busy,
20 ready
21
22
23 signal state: countermachine:= ready;
24 attribute fem_encoding: string;
25 attribute famencoding of state: signal is "compact"; -- This tells XST to use binary
encoding
26
27 signal count: std logic-vector (3 downto 0):="0000";
28 signal clk_next: std logic :='0';
29 signal clk_count: stdlogicvector (13 downto 0):="00000000000000";
30 signal delaycount : integer range 0 to 6:=0;
31
32 begin
33 process (CLKIN, RESET, DIN, TRIGIN)
34 begin
35 if (RESET = '0') then
36 state <= ready;
37 clk_count <="0OOO0000000000"
38 clk_next <='O' ;
39 delay-count <=0;
40 count <="0000";
41
42 elsif (CLK IN = '1' and CLKIN'event) then
43 case state is
44 when ready
45 if (TRIG IN = '1') then
46 state <= counting;
47 count <="O000"
48 clk_count <="00000000000000";
49 else
50 state <=ready;
51 end if;
52 when counting =>
53 if (clk_count = ("00"&DIN)+ ("00"&DIN))) then
54 state <= busy;
55 delay count <=0;
56 clk_next <='0';
57 else
58 state <= counting;
59 clk_count <= clk_count +1;
60 if (count = "1001") then
61 count <= "0000";
116
62 clk next <=' 1';
63 else
64 count <= count +1;
65 clk_next <='0';
66 end if;
67 end if;
68 when busy
69 if (delaycount =6) then
70 state<= ready;
71 delay-count <= 0;
72 else
73 delaycount <= delay-count +1;
74 end if;
75 end case;
76 end if;
77 end process;
78
79 DO <= count;
80 CLKOUT <=clknext;
81
82 end Behavioral;
83
84
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1 library IEEE;
2 use IEEE.STDLOGIC1164 ALL;
3 use IEEE. STDLOGIC_ARITH .ALLr
4 use IEEE. STDLOGICUNSIGNED ALL;
5
6 entity displaydrive3 is
7 Port ( DO : in STDLOGICVECTOR (3 downto 0);
8 Dl : in STD LOGICVECTOR (3 downto 0);
9 D2 : in STDLOGICVECTOR (3 downto 0);
10 D3 : in STDLOGICVECTOR (3 downto 0);
11 CLKIN : in STDLOGIC;
12 LED: out STDLOGICVECTOR (6 downto 0);
13 LEDdot: out STD_LOGIC;
14 ANI: out STDLOGIC;
15 AN2: out STDLOGIC;
16 AN3: out STDLOGIC,
17 AN4: out STD_LOGIC);
18 end displaydrive3,;
19
20 architecture Behavioral of displaydrive3 is
21
22 signal digit count : stdlogic vector (1 downto 0):="00";
23 signal count_out : stdlogicvector (3 downto 0):="0000";
24 signal delay_count : integer range 0 to 51 :=0;
25
26 begin
27 process (CLKIN, DO, Dl, D2, D3)
28 begin
29 if (CLKIN ='1' and CLKIN'event) then
30 if (delaycount = SO) then
31 delaycount <=0;
32 if (digit count ="00") then
33 digitcount <= digitcount +1;
34 countout <= DO;
35 AN4 <='O';
36 AN3 <='l';
37 AN2 <='1';
38 ANI <=1';
39 LEDdot <= 'l';
40 elsif (digit-count = "01") then
41 digit count <= digitcount +1;
42 count_out <= Dl;
43 AN4 <='l';
44 AN3 <='O';
45 AN2 <='l';
46 AN1 <='l';
47 LEDdot <= '0';
48 elsif (digit-count = "10") then
49 digit count <= digit_count +1;
50 countout <= D2;
51 AN4 <='l';
52 AN3 <='l';
53 AN2 <='O';
54 AN1 <='l'r
55 LEDdot <= '1';
56 else
57 digit count <= "00";
58 countout <= D3;
59 AN4 <='l';
60 AN3 <='l';
61 AN2 <='l'
62 AN1 <='O'
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63 LED-dot <= '1';
64 end if;
65 else
66 delaycount <= delay count +1;
67 end if;
68 end if;
69
70 end process;
71
with countout Select
LED<= "1001111" when
"0010010" when
"0000110" when
"1001100" when
"0100100" when
"0100000" when
"0001111" when
"0000000" when
"0001100" when
"0000001" when
"1111111" when
"0001",
"0010",
"0011",
"0100",
"0101",
"0110",
"0111",
"1000",
"1001",
"0000",
others;
-- l
-- 2
-- 3
-- 4
-- 8
--9
-- 0
-- A, b, etc.
end Behavioral;
119
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
Appendix C
Closed Loop System: Schematics, Board
Layout and Test setup
The schematic for the Optimal Power Transfer Regulator (OPTR) including the DC/DC
converter and the LED display is shown in the next page. Refer to the demo board manual of
LTC 3789 (http://cds.linear.com/docs/Demo%20Board%20Schematic/1523asch.pdf) and Altera
MAX V CPLD board (http://www.altera.com/literature/manual/rm maxv cpld dev board.pdf)
for more detailed schematics on the two demo boards. The board schematic/floor plan is
shown at the end of this Appendix.
The output of the OPTR board (VROYER) is connected to the supply node of the Royer
circuit (Vdc) shown in Figure C-1. The receiver board (hysteretic tuning controller with PWM) is
coupled as seen Figure C-1.
1--- -
Output Voltage
iI
||
30 kHz
Figure C-1: Royer circuit coupled to the Receiver with hysteretic tuning controller circuit
120
SOWO
MJNT-0
A917SA
Old3 A =Mf VJOMY
in m
VdI'
awN6
ZRAOMIAk
0 0
awi 6 8ON9
MA~
041100- 6BLE311
.............
"Mai m
00 
0
r.J
Ll
